0 items
You have no items in your shopping cart.
All Categories
    Close
    Filters
    Preferences
    Search

    S29WS128P0SBFW000

    SKU: 52284
    NOR Flash Parallel/Serial 1.8V 128M-bit 8M x 16 80ns 84-Pin VTFBGA Tray
    20 parts IN STOCK
    Shipped from :
    Netherlands
    Expected Ships :
    Rohs State : Need to verify

    QUANTITY

    Increments of 0 pcs
    Products specifications
    EU RoHS Compliant
    ECCN (US) EAR99
    Part Status Obsolete
    HTS 8542.32.00.71
    Automotive No
    PPAP No
    Cell Type NOR
    Chip Density (bit) 128M
    Architecture Sectored
    Boot Block Yes
    Block Organization Asymmetrical
    Location of Boot Block Bottom
    Address Bus Width (bit) 23
    Sector Size 32Kbyte x 8
    Bank Size 8/8/8/8/8/8/8/8/8/8/8/8/8/8/8/8Mb
    Number of Banks 16
    Page Size 8Words
    Number of Bits/Word (bit) 16
    Number of Words 8M
    Programmability Yes
    Timing Type Asynchronous
    Max. Access Time (ns) 80
    Maximum Erase Time (s) 154/Chip
    Maximum Page Access Time (ns) 20
    Maximum Programming Time (ms) 157300/Chip
    OE Access Time (ns) 13.5
    Process Technology 90nm
    Interface Type Parallel
    Maximum Operating Frequency (MHz) 80
    Operating Supply Voltage-Min (V) 1.7
    Typical Operating Supply Voltage (V) 1.8
    Operating Supply Voltage-Max (V) 1.95
    Programming Voltage (V) 1.7 to 1.95
    Operating Current (mA) 80
    Page Read Current (mA) 15
    Program Current (mA) 60
    Operating Temperature-Min -25
    Operating Temperature-Max 85
    Supplier Temperature Grade Wireless
    Command Compatible Yes
    ECC Support No
    Support of Page Mode Yes
    Minimum Endurance (Cycles) 100000(Typ)
    Packing Method Tray
    Original Package VTFBGA
    Pin Count 84
    Standard Package Method BGA
    Terminal Form Surface Mount
    Package Height 0.76(Max)
    Package Length 11.6
    Package Width 8
    PCB changed 84
    Products specifications
    EU RoHS Compliant
    ECCN (US) EAR99
    Part Status Obsolete
    HTS 8542.32.00.71
    Automotive No
    PPAP No
    Cell Type NOR
    Chip Density (bit) 128M
    Architecture Sectored
    Boot Block Yes
    Block Organization Asymmetrical
    Location of Boot Block Bottom
    Address Bus Width (bit) 23
    Sector Size 32Kbyte x 8
    Bank Size 8/8/8/8/8/8/8/8/8/8/8/8/8/8/8/8Mb
    Number of Banks 16
    Page Size 8Words
    Number of Bits/Word (bit) 16
    Number of Words 8M
    Programmability Yes
    Timing Type Asynchronous
    Max. Access Time (ns) 80
    Maximum Erase Time (s) 154/Chip
    Maximum Page Access Time (ns) 20
    Maximum Programming Time (ms) 157300/Chip
    OE Access Time (ns) 13.5
    Process Technology 90nm
    Interface Type Parallel
    Maximum Operating Frequency (MHz) 80
    Operating Supply Voltage-Min (V) 1.7
    Typical Operating Supply Voltage (V) 1.8
    Operating Supply Voltage-Max (V) 1.95
    Programming Voltage (V) 1.7 to 1.95
    Operating Current (mA) 80
    Page Read Current (mA) 15
    Program Current (mA) 60
    Operating Temperature-Min -25
    Operating Temperature-Max 85
    Supplier Temperature Grade Wireless
    Command Compatible Yes
    ECC Support No
    Support of Page Mode Yes
    Minimum Endurance (Cycles) 100000(Typ)
    Packing Method Tray
    Original Package VTFBGA
    Pin Count 84
    Standard Package Method BGA
    Terminal Form Surface Mount
    Package Height 0.76(Max)
    Package Length 11.6
    Package Width 8
    PCB changed 84