Shopping cart

Filters

Personal menu

Preferences

Search

Picture of CD4724BCM

CD4724BCM

SKU: 131538

Manufacturer: onsemi

Latch Addressable 8-CH D-Type 16-Pin SOIC N Rail

Download sample

Request Free Samples

730 parts IN STOCK

Shipped from :

Netherlands

Expected Ships :

Rohs State : Need to verify

QUANTITY

Increments of 0 pcs

Specifications
Contact Us

Products specifications

EU RoHS	Compliant
ECCN (US)	EAR99
Part Status	Obsolete
HTS	8542.39.00.01
Automotive	No
PPAP	No
Type	D-Type
Logic Family	CD4000
Latch Mode	Addressable
Number of Channels per Chip	8
Number of Elements per pcs	1
Number of Inputs per Chip	1
Number of Input Enables per Element	1
Number of Selection Inputs per Element	3
Number of Outputs per Chip	8
Number of Output Enables per Element	0
Bus Hold	No
Set/Reset	Master Reset
Polarity	Non-Inverting
Maximum Propagation Delay Time @ Maximum CL (ns)	100@15V
Absolute Propagation Delay Time (ns)	450
Process Technology	CMOS
Maximum Low Level Output Current (mA)	4.2(Min)
Maximum High Level Output Current (mA)	-4.2(Min)
Operating Supply Voltage-Min (V)	3
Typical Operating Supply Voltage (V)	3.3
Operating Supply Voltage-Max (V)	15
Typical Quiescent Current (uA)	0.02
Maximum Quiescent Current (uA)	20
Propagation Delay Test Condition (pF)	50
Operating Temperature-Min	-55
Operating Temperature-Max	125
Packing Method	Rail
Original Package	SOIC N
Pin Count	16
Standard Package Method	SOP
Terminal Form	Surface Mount
Package Height	1.5(Max)
Package Length	10(Max)
Package Width	4(Max)
PCB changed	16

Your name

Your email

Enquiry

Products specifications

EU RoHS	Compliant
ECCN (US)	EAR99
Part Status	Obsolete
HTS	8542.39.00.01
Automotive	No
PPAP	No
Type	D-Type
Logic Family	CD4000
Latch Mode	Addressable
Number of Channels per Chip	8
Number of Elements per pcs	1
Number of Inputs per Chip	1
Number of Input Enables per Element	1
Number of Selection Inputs per Element	3
Number of Outputs per Chip	8
Number of Output Enables per Element	0
Bus Hold	No
Set/Reset	Master Reset
Polarity	Non-Inverting
Maximum Propagation Delay Time @ Maximum CL (ns)	100@15V
Absolute Propagation Delay Time (ns)	450
Process Technology	CMOS
Maximum Low Level Output Current (mA)	4.2(Min)
Maximum High Level Output Current (mA)	-4.2(Min)
Operating Supply Voltage-Min (V)	3
Typical Operating Supply Voltage (V)	3.3
Operating Supply Voltage-Max (V)	15
Typical Quiescent Current (uA)	0.02
Maximum Quiescent Current (uA)	20
Propagation Delay Test Condition (pF)	50
Operating Temperature-Min	-55
Operating Temperature-Max	125
Packing Method	Rail
Original Package	SOIC N
Pin Count	16
Standard Package Method	SOP
Terminal Form	Surface Mount
Package Height	1.5(Max)
Package Length	10(Max)
Package Width	4(Max)
PCB changed	16