Revised May 2002

October 1987

FAIRCHILD

SEMICONDUCTOR

CD4724BC 8-Bit Addressable Latch

General Description

The CD4724BC is an 8-bit addressable latch with three address inputs (A0–A2), an active low enable input ($\overline{E})$, active high clear input (C_L), a data input (D) and eight outputs (Q0–Q7).

Data is entered into a particular bit in the latch when that is addressed by the address inputs and the enable (\overline{E}) is LOW. Data entry is inhibited when enable (\overline{E}) is HIGH.

When clear (C_L) and enable (\overline{E}) are HIGH, all outputs are LOW. When clear (C_L) is HIGH and enable (\overline{E}) is LOW, the channel demultiplexing occurs. The bit that is addressed has an active output which follows the data input while all unaddressed bits are held LOW. When operating in the addressable latch mode ($\overline{E} = C_L = LOW$), changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode ($\overline{E} = HIGH$, $C_L = LOW$).

Features


- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V_{DD} (typ.)
- Low power TTL compatibility:
- fan out of 2 driving 74L or 1 driving 74LS Serial to parallel capability
- Storage register capability
- Random (addressable) data entry
- Active high demultiplexing capability
- Common active high clear

Ordering Code:

Order Number	Package Number	Package Description			
CD4724BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
CD4724BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide			
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.					


Connection Diagram

© 2002 Fairchild Semiconductor Corporation



Truth Table

	Mode Selection						
Ē	C∟	Addressed	Unaddressed	Mode			
		Latch	Latch				
L	L	Follows Data	Holds Previous Data	Addressable Latch			
н	L	Hold Previous Data	Holds Previous Data	Memory			
L	н	Follows Data	Reset to "0"	Demultiplexer			
н	Н	Reset to "0"	Reset to "0"	Clear			



Absolute Maximum Ratings(Note 1)

(Note 2)

Recommended Operating
Conditions (Note 2)

DC Supply Voltage (V _{DD})	-0.5V to $+18$ V _{DC}
Input Voltage (V _{IN})	–0.5V to V_DD +0.5 V_DC
Storage Temperature (T _S)	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

DC Supply Voltage (V_{DD})

Input Voltage (V_{IN})

3.0V to 15 $\rm V_{DC}$ 0V to V_{DD} $\rm V_{DC}$

Operating Temperature Range (T_A) -55°C to +125°C

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed; they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and Electrical Characteristics" provide conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

Symbol	Parameter	Conditions	-5	–55°C		+25°C			+125°C	
		Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent Device	$V_{DD} = 5V$		5		0.02	5		150	
	Current	$V_{DD} = 10V$		10		0.02	10		300	μΑ
		$V_{DD} = 15V$		20		0.02	20		600	
V _{OL}	LOW Level	I _O ≤ 1 μA								
	Output Voltage	$V_{DD} = 5V$		0.05		0	0.05		0.05	
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	
V _{OH}	HIGH Level	I ₀ ≤ 1 μA								
	Output Voltage	$V_{DD} = 5V$	4.95		4.95	5.0		4.95		
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		
V _{IL}	LOW Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2.25	1.5		1.5	
	Input Voltage	$V_{DD} = 10V, V_O = 1V \text{ or } 9V$		3.0		4.5	3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		4.0		6.75	4.0		4.0	
VIH	HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	2.75		3.5		
	Input Voltage	$V_{DD} = 10V, V_O = 1V \text{ or } 9V$	7.0		7.0	5.5		7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0	8.25		11.0		
I _{OL}	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.64		0.51	0.88		0.36		
	Current	$V_{DD} = 10V, V_{O} = 0.5V$	1.6		1.3	2.25		0.9		mA
	(Note 3)	$V_{DD} = 15V, V_{O} = 1.5V$	4.2		3.4	8.8		2.4		
I _{OH}	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.64		-0.51	-0.88		-0.36		
	Current	$V_{DD} = 10V, V_{O} = 9.5V$	-1.6		-1.3	-2.25		-0.9		mA
	(Note 3)	$V_{DD} = 15V, V_{O} = 13.5V$	-4.2		-3.4	-8.8		-2.4		
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.1		-10 ⁻⁵	-0.1		-1.0	μA
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10 ⁻⁵	0.1		1.0	μΑ

Note 3: I_{OL} and I_{OH} are tested one output at a time.

CD4724BC


C
ш
4
2
5
Z
0


AC Electrical Characteristics (Note 4)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
^t PHL, tPLH	Propagation Delay	$V_{DD} = 5V$		200	400	
	Data to Output	$V_{DD} = 10V$		75	150	ns
		$V_{DD} = 15V$		50	100	
t _{PLH} , t _{PHL}	Propagation Delay	$V_{DD} = 5V$		200	400	
	Enable to Output	$V_{DD} = 10V$		80	160	ns
		V _{DD} = 15V		60	120	
t _{PHL}	Propagation Delay	$V_{DD} = 5V$		175	350	
	Clear to Output	$V_{DD} = 10V$		80	160	ns
		V _{DD} = 15V		65	130	
t _{PLH} , t _{PHL}	Propagation Delay	$V_{DD} = 5V$		225	450	
	Address to Output	$V_{DD} = 10V$		100	200	ns
		$V_{DD} = 15V$		75	150	
t _{THL} , t _{TLH}	Transition Time	$V_{DD} = 5V$		100	200	
	(Any Output)	$V_{DD} = 10V$		50	100	ns
		V _{DD} = 15V		40	80	
T _{WH} , T _{WL}	Minimum Data	$V_{DD} = 5V$		100	200	
WIT WE	Pulse Width	$V_{DD} = 10V$		50	100	ns
		V _{DD} = 15V		40	80	
t _{WH} , t _{WL}	Minimum Address	$V_{DD} = 5V$		200	400	
	Pulse Width	$V_{DD} = 10V$		100	200	ns
		V _{DD} = 15V		65	125	
twн	Minimum Clear	$V_{DD} = 5V$		75	150	
	Pulse Width	$V_{DD} = 10V$		40	75	ns
		$V_{DD} = 15V$		25	50	
t _{SU}	Minimum Setup Time	$V_{DD} = 5V$		40	80	
	Data to E	$V_{DD} = 10V$		20	40	ns
		$V_{DD} = 15V$		15	30	
t _H	Minimum Hold Time	$V_{DD} = 5V$		60	120	
	Data to E	$V_{DD} = 10V$		30	60	ns
		V _{DD} = 15V		25	50	
t _{SU}	Minimum Setup Time	$V_{DD} = 5V$		-15	50	
	Address to E	$V_{DD} = 10V$		0	30	ns
		V _{DD} = 15V		0	20	
t _H	Minimum Hold Time	$V_{DD} = 5V$		-50	15	
	Address to E	$V_{DD} = 10V$		-20	10	ns
		V _{DD} = 15V		-15	5	
C _{PD}	Power Dissipation	Per Package	1	100		pF
	Capacitance	(Note 5)				•
C _{IN}	Input Capacitance	Any Input		5.0	7.5	pF

Note 4: AC Parameters are guaranteed by DC correlated testing.

Note 5: Dynamic power dissipation (P_D) is given by: $P_D = (C_{PD} + C_L) V_{CC}^2 f + P_Q$; where $C_L = load$ capacitance; f = frequency of operation; for further details, see Application Note AN-90, "Family Characteristics".







ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.