EP2S30F672I4

SKU: 103547

Manufacturer: Intel

FPGA Stratix® II Family 33880 Cells 711.24MHz 90nm Technology 1.2V 672-Pin FC-FBGA

80 parts IN STOCK

Shipped from :

Netherlands

Expected Ships :

Rohs State : Need to verify

Increments of 0 pcs

Products specifications

EU RoHS	Not Compliant
ECCN (US)	3A991
Part Status	Obsolete
HTS	8542.39.00.01
Automotive	No
PPAP	No
Family Name	Stratix® II
Process Technology	90nm
User I/Os	500
Number of I/O Banks	8
Operating Supply Voltage (V)	1.2
Shift Registers	Utilize Memory
Logic Elements	33880
Number of Multipliers	64 (18x18)
Program Memory Type	SRAM
Embedded Memory (Kbit)	1337.6
Total Number of Block RAM	1+144+202
IP Core	32/64-bit PCI-X bus Master/Target interface Core, 66/100/133Mhz
Provider Name	Altera/CAST, Inc/Barco Silex/Mobiveil, Inc/Eureka Technology Inc/PLDA
Device Logic Units	33880
Number of Global Clocks	16
Device Number of DLLs/PLLs	6
Dedicated DSP	16
Programmability	No
Reprogrammability Support	No
Copy Protection	No
Opr. Frequency (MHz)	711.24
In-System Programmability	Yes
Speed Grade	4
GMACs	16.8
Mega Multiply Accumulates per second	16800
Differential I/O Standards	LVDS
Single-Ended I/O Standards	HSTL
Maximum I/O Performance	1Gbps
External Memory Interface	QDRII+SRAM
Operating Supply Voltage-Min (V)	1.15
Operating Supply Voltage-Max (V)	1.25
I/O Voltage (V)	3.3
Operating Temperature-Min	-40
Operating Temperature-Max	100
Supplier Temperature Grade	Industrial
Tradename	Stratix
Original Package	FC-FBGA
Pin Count	672
Standard Package Method	BGA
Terminal Form	Surface Mount
Package Height	3(Max)
Package Length	27
Package Width	27
PCB changed	672

Your name

Your email

Enquiry

Products specifications

EU RoHS	Not Compliant
ECCN (US)	3A991
Part Status	Obsolete
HTS	8542.39.00.01
Automotive	No
PPAP	No
Family Name	Stratix® II
Process Technology	90nm
User I/Os	500
Number of I/O Banks	8
Operating Supply Voltage (V)	1.2
Shift Registers	Utilize Memory
Logic Elements	33880
Number of Multipliers	64 (18x18)
Program Memory Type	SRAM
Embedded Memory (Kbit)	1337.6
Total Number of Block RAM	1+144+202
IP Core	32/64-bit PCI-X bus Master/Target interface Core, 66/100/133Mhz
Provider Name	Altera/CAST, Inc/Barco Silex/Mobiveil, Inc/Eureka Technology Inc/PLDA
Device Logic Units	33880
Number of Global Clocks	16
Device Number of DLLs/PLLs	6
Dedicated DSP	16
Programmability	No
Reprogrammability Support	No
Copy Protection	No
Opr. Frequency (MHz)	711.24
In-System Programmability	Yes
Speed Grade	4
GMACs	16.8
Mega Multiply Accumulates per second	16800
Differential I/O Standards	LVDS
Single-Ended I/O Standards	HSTL
Maximum I/O Performance	1Gbps
External Memory Interface	QDRII+SRAM
Operating Supply Voltage-Min (V)	1.15
Operating Supply Voltage-Max (V)	1.25
I/O Voltage (V)	3.3
Operating Temperature-Min	-40
Operating Temperature-Max	100
Supplier Temperature Grade	Industrial
Tradename	Stratix
Original Package	FC-FBGA
Pin Count	672
Standard Package Method	BGA
Terminal Form	Surface Mount
Package Height	3(Max)
Package Length	27
Package Width	27
PCB changed	672