EP1SGX25FF1020C6

SKU: 93880

Manufacturer: Intel

FPGA Stratix® GX Family 25660 Cells 5000MHz 130nm Technology 1.5V 1020-Pin FC-FBGA

1740 parts IN STOCK

Shipped from :

Netherlands

Expected Ships :

Rohs State : Need to verify

Increments of 0 pcs

Products specifications

EU RoHS	Not Compliant
ECCN (US)	3A991
Part Status	Obsolete
SVHC	Yes
SVHC Exceeds Threshold	Yes
Automotive	No
PPAP	No
Family Name	Stratix® GX
Process Technology	130nm
User I/Os	607
Number of I/O Banks	6
Operating Supply Voltage (V)	1.5
Shift Registers	Utilize Memory
Logic Elements	25660
Number of Multipliers	80 (9x9)
Program Memory Type	SRAM
Embedded Memory (Kbit)	1899
Total Number of Block RAM	2+138+224
IP Core	Viterbi Compiler, Low-Speed/Hybrid Serial Decoder
Provider Name	Altera/Mobiveil, Inc/MorethanIP/Northwest Logic, Inc
Device Logic Units	25660
Number of Global Clocks	16
Device Number of DLLs/PLLs	4
Transceiver Channels	16
Transceiver Speed (Gbps)	3.1875
Dedicated DSP	10
Programmability	No
Reprogrammability Support	No
Copy Protection	Yes
Opr. Frequency (MHz)	5000
In-System Programmability	Yes
Speed Grade	6
Differential I/O Standards	LVPECL
Single-Ended I/O Standards	LVCMOS
External Memory Interface	ZBT SRAM
Operating Supply Voltage-Min (V)	1.425
Operating Supply Voltage-Max (V)	1.575
I/O Voltage (V)	2.5
Operating Temperature-Min	0
Operating Temperature-Max	85
Supplier Temperature Grade	Commercial
Tradename	Stratix
Original Package	FC-FBGA
Pin Count	1020
Standard Package Method	BGA
Terminal Form	Surface Mount
Package Height	3(Max)
Package Length	33
Package Width	33
PCB changed	1020

Your name

Your email

Enquiry

Products specifications

EU RoHS	Not Compliant
ECCN (US)	3A991
Part Status	Obsolete
SVHC	Yes
SVHC Exceeds Threshold	Yes
Automotive	No
PPAP	No
Family Name	Stratix® GX
Process Technology	130nm
User I/Os	607
Number of I/O Banks	6
Operating Supply Voltage (V)	1.5
Shift Registers	Utilize Memory
Logic Elements	25660
Number of Multipliers	80 (9x9)
Program Memory Type	SRAM
Embedded Memory (Kbit)	1899
Total Number of Block RAM	2+138+224
IP Core	Viterbi Compiler, Low-Speed/Hybrid Serial Decoder
Provider Name	Altera/Mobiveil, Inc/MorethanIP/Northwest Logic, Inc
Device Logic Units	25660
Number of Global Clocks	16
Device Number of DLLs/PLLs	4
Transceiver Channels	16
Transceiver Speed (Gbps)	3.1875
Dedicated DSP	10
Programmability	No
Reprogrammability Support	No
Copy Protection	Yes
Opr. Frequency (MHz)	5000
In-System Programmability	Yes
Speed Grade	6
Differential I/O Standards	LVPECL
Single-Ended I/O Standards	LVCMOS
External Memory Interface	ZBT SRAM
Operating Supply Voltage-Min (V)	1.425
Operating Supply Voltage-Max (V)	1.575
I/O Voltage (V)	2.5
Operating Temperature-Min	0
Operating Temperature-Max	85
Supplier Temperature Grade	Commercial
Tradename	Stratix
Original Package	FC-FBGA
Pin Count	1020
Standard Package Method	BGA
Terminal Form	Surface Mount
Package Height	3(Max)
Package Length	33
Package Width	33
PCB changed	1020