0 items
You have no items in your shopping cart.
All Categories
    Close
    Filters
    Preferences
    Search

    SN74LVC3G06DCUR

    SKU: 78202
    Manufacturer: Texas Instruments
    Buffer/Driver 3-CH Inverting Open Drain CMOS 8-Pin VSSOP T/R
    680 parts IN STOCK
    Shipped from :
    Netherlands
    Expected Ships :
    Rohs State : Need to verify

    QUANTITY

    Increments of 0 pcs
    Products specifications
    EU RoHS Compliant
    ECCN (US) EAR99
    Part Status Active
    HTS 8542.39.00.01
    SVHC Yes
    Automotive No
    PPAP No
    Logic Family LVC
    Logic Function Buffer/Driver
    Number of Elements per pcs 3
    Number of Channels per Chip 3
    Number of Inputs per Chip 3
    Number of Input Enables per Chip 0
    Number of Outputs per Chip 3
    Number of Output Enables per Chip 0
    Bus Hold No
    Polarity Inverting
    Maximum Propagation Delay Time @ Maximum CL (ns) 3.4@3.3V
    Absolute Propagation Delay Time (ns) 7.2
    Process Technology CMOS
    Input Signal Type Single-Ended
    Output Type Open Drain
    Maximum Low Level Output Current (mA) 32
    Operating Supply Voltage-Min (V) 1.65
    Typical Operating Supply Voltage (V) 1.8
    Operating Supply Voltage-Max (V) 5.5
    Tolerant I/Os (V) 5
    Maximum Quiescent Current (uA) 10
    Propagation Delay Test Condition (pF) 50
    Operating Temperature-Min -40
    Operating Temperature-Max 125
    Packing Method Tape and Reel
    Standard Package Method SOP
    Pin Count 8
    Original Package VSSOP
    Terminal Form Surface Mount
    Package Height 0.8(Max)
    Package Length 2.1(Max)
    Package Width 2.4(Max)
    PCB changed 8
    Products specifications
    EU RoHS Compliant
    ECCN (US) EAR99
    Part Status Active
    HTS 8542.39.00.01
    SVHC Yes
    Automotive No
    PPAP No
    Logic Family LVC
    Logic Function Buffer/Driver
    Number of Elements per pcs 3
    Number of Channels per Chip 3
    Number of Inputs per Chip 3
    Number of Input Enables per Chip 0
    Number of Outputs per Chip 3
    Number of Output Enables per Chip 0
    Bus Hold No
    Polarity Inverting
    Maximum Propagation Delay Time @ Maximum CL (ns) 3.4@3.3V
    Absolute Propagation Delay Time (ns) 7.2
    Process Technology CMOS
    Input Signal Type Single-Ended
    Output Type Open Drain
    Maximum Low Level Output Current (mA) 32
    Operating Supply Voltage-Min (V) 1.65
    Typical Operating Supply Voltage (V) 1.8
    Operating Supply Voltage-Max (V) 5.5
    Tolerant I/Os (V) 5
    Maximum Quiescent Current (uA) 10
    Propagation Delay Test Condition (pF) 50
    Operating Temperature-Min -40
    Operating Temperature-Max 125
    Packing Method Tape and Reel
    Standard Package Method SOP
    Pin Count 8
    Original Package VSSOP
    Terminal Form Surface Mount
    Package Height 0.8(Max)
    Package Length 2.1(Max)
    Package Width 2.4(Max)
    PCB changed 8