0 items
You have no items in your shopping cart.
All Categories
    Close
    Filters
    Preferences
    Search

    SN74LV573ADBR

    SKU: 35869
    Manufacturer: Texas Instruments
    Latch Transparent 3-ST 8-CH D-Type 20-Pin SSOP T/R
    1740 parts IN STOCK
    Shipped from :
    Netherlands
    Expected Ships :
    Rohs State : Need to verify

    QUANTITY

    Increments of 0 pcs
    Products specifications
    EU RoHS Compliant
    ECCN (US) EAR99
    Part Status Active
    HTS 8542.39.00.01
    SVHC Yes
    Automotive No
    PPAP No
    Type D-Type
    Logic Family LV
    Latch Mode Transparent
    Number of Channels per Chip 8
    Number of Elements per pcs 1
    Number of Inputs per Chip 8
    Number of Input Enables per Element 1
    Number of Selection Inputs per Element 0
    Number of Outputs per Chip 8
    Number of Output Enables per Element 1
    Bus Hold No
    Set/Reset No
    Polarity Non-Inverting
    Maximum Propagation Delay Time @ Maximum CL (ns) 18.7@2.5V
    Absolute Propagation Delay Time (ns) 23
    Process Technology CMOS
    Output Type 3-State
    Maximum Low Level Output Current (mA) 16
    Maximum High Level Output Current (mA) -16
    Operating Supply Voltage-Min (V) 2
    Typical Operating Supply Voltage (V) 2.5
    Operating Supply Voltage-Max (V) 5.5
    Tolerant I/Os (V) 5 Inputs
    Maximum Quiescent Current (uA) 20
    Propagation Delay Test Condition (pF) 50
    Operating Temperature-Min -40
    Operating Temperature-Max 85
    Supplier Temperature Grade Commercial
    Packing Method Tape and Reel
    Pin Count 20
    Original Package SSOP
    Standard Package Method SOP
    Terminal Form Surface Mount
    Package Height 2(Max) - 0.05(Min)
    Package Length 7.5(Max)
    Package Width 5.6(Max)
    PCB changed 20
    Products specifications
    EU RoHS Compliant
    ECCN (US) EAR99
    Part Status Active
    HTS 8542.39.00.01
    SVHC Yes
    Automotive No
    PPAP No
    Type D-Type
    Logic Family LV
    Latch Mode Transparent
    Number of Channels per Chip 8
    Number of Elements per pcs 1
    Number of Inputs per Chip 8
    Number of Input Enables per Element 1
    Number of Selection Inputs per Element 0
    Number of Outputs per Chip 8
    Number of Output Enables per Element 1
    Bus Hold No
    Set/Reset No
    Polarity Non-Inverting
    Maximum Propagation Delay Time @ Maximum CL (ns) 18.7@2.5V
    Absolute Propagation Delay Time (ns) 23
    Process Technology CMOS
    Output Type 3-State
    Maximum Low Level Output Current (mA) 16
    Maximum High Level Output Current (mA) -16
    Operating Supply Voltage-Min (V) 2
    Typical Operating Supply Voltage (V) 2.5
    Operating Supply Voltage-Max (V) 5.5
    Tolerant I/Os (V) 5 Inputs
    Maximum Quiescent Current (uA) 20
    Propagation Delay Test Condition (pF) 50
    Operating Temperature-Min -40
    Operating Temperature-Max 85
    Supplier Temperature Grade Commercial
    Packing Method Tape and Reel
    Pin Count 20
    Original Package SSOP
    Standard Package Method SOP
    Terminal Form Surface Mount
    Package Height 2(Max) - 0.05(Min)
    Package Length 7.5(Max)
    Package Width 5.6(Max)
    PCB changed 20