0 items
You have no items in your shopping cart.
All Categories
    Close
    Filters
    Preferences
    Search

    CDC203DW

    SKU: 81912
    Manufacturer: Texas Instruments
    Clock Fanout Buffer 6-OUT 6-IN 1:6 20-Pin SOIC Tube
    10 parts IN STOCK
    Shipped from :
    Netherlands
    Expected Ships :
    Rohs State : Need to verify

    QUANTITY

    Increments of 0 pcs
    Products specifications
    EU RoHS Compliant
    ECCN (US) EAR99
    Part Status Active
    HTS 8542.39.00.01
    SVHC Yes
    Automotive No
    PPAP No
    Type Fanout Buffer
    Number of Outputs per Chip 6
    Maximum Input Frequency (MHz) 40
    Maximum Propagation Delay Time @ Maximum CL (ns) 6.1@3V to 3.6V
    Absolute Propagation Delay Time (ns) 6.1
    Input Logic Level CMOS
    Output Logic Level CMOS
    Operating Supply Voltage-Min (V) 3
    Typical Operating Supply Voltage (V) 3.3
    Operating Supply Voltage-Max (V) 3.6
    Maximum Quiescent Current (mA) 0.004
    Maximum Power Dissipation (mW) 1600
    Operating Temperature-Min 25
    Operating Temperature-Max 70
    Packing Method Tube
    Pin Count 20
    Standard Package Method SOP
    Original Package SOIC
    Terminal Form Surface Mount
    Package Height 2.35(Max)
    Package Length 13(Max)
    Package Width 7.6(Max)
    PCB changed 20
    Products specifications
    EU RoHS Compliant
    ECCN (US) EAR99
    Part Status Active
    HTS 8542.39.00.01
    SVHC Yes
    Automotive No
    PPAP No
    Type Fanout Buffer
    Number of Outputs per Chip 6
    Maximum Input Frequency (MHz) 40
    Maximum Propagation Delay Time @ Maximum CL (ns) 6.1@3V to 3.6V
    Absolute Propagation Delay Time (ns) 6.1
    Input Logic Level CMOS
    Output Logic Level CMOS
    Operating Supply Voltage-Min (V) 3
    Typical Operating Supply Voltage (V) 3.3
    Operating Supply Voltage-Max (V) 3.6
    Maximum Quiescent Current (mA) 0.004
    Maximum Power Dissipation (mW) 1600
    Operating Temperature-Min 25
    Operating Temperature-Max 70
    Packing Method Tube
    Pin Count 20
    Standard Package Method SOP
    Original Package SOIC
    Terminal Form Surface Mount
    Package Height 2.35(Max)
    Package Length 13(Max)
    Package Width 7.6(Max)
    PCB changed 20