Shopping cart

Filters

Personal menu

Preferences

Search

Picture of CD4042BF

CD4042BF

SKU: 79629

Manufacturer: Texas Instruments

Latch Transparent 4-CH D-Type 16-Pin CDIP Tube

Request Free Samples

1970 parts IN STOCK

Shipped from :

Netherlands

Expected Ships :

Rohs State : Need to verify

QUANTITY

Increments of 0 pcs

Specifications
Contact Us

Products specifications

EU RoHS	Not Compliant
ECCN (US)	EAR99
Part Status	Active
HTS	8542.39.00.01
Automotive	No
PPAP	No
Type	D-Type
Logic Family	CD4000
Latch Mode	Transparent
Number of Channels per Chip	4
Number of Elements per pcs	1
Number of Inputs per Chip	4
Number of Input Enables per Element	2 (CLK, Polarity)
Number of Selection Inputs per Element	0
Number of Outputs per Chip	4
Number of Output Enables per Element	0
Bus Hold	No
Set/Reset	No
Polarity	Inverting/Non-Inverting
Maximum Propagation Delay Time @ Maximum CL (ns)	300@5V
Absolute Propagation Delay Time (ns)	500
Process Technology	CMOS
Maximum Low Level Output Current (mA)	4.2(Min)
Maximum High Level Output Current (mA)	-4.2(Min)
Operating Supply Voltage-Min (V)	3
Typical Operating Supply Voltage (V)	3.3
Operating Supply Voltage-Max (V)	18
Typical Quiescent Current (uA)	0.04
Maximum Quiescent Current (uA)	20
Propagation Delay Test Condition (pF)	50
Operating Temperature-Min	-55
Operating Temperature-Max	125
Supplier Temperature Grade	Military
Packing Method	Tube
Original Package	CDIP
Pin Count	16
Standard Package Method	DIP
Terminal Form	Through Hole
Package Height	3.56(Max)
Package Length	21.34(Max)
Package Width	7.62(Max)
PCB changed	16

Your name

Your email

Enquiry

Products specifications

EU RoHS	Not Compliant
ECCN (US)	EAR99
Part Status	Active
HTS	8542.39.00.01
Automotive	No
PPAP	No
Type	D-Type
Logic Family	CD4000
Latch Mode	Transparent
Number of Channels per Chip	4
Number of Elements per pcs	1
Number of Inputs per Chip	4
Number of Input Enables per Element	2 (CLK, Polarity)
Number of Selection Inputs per Element	0
Number of Outputs per Chip	4
Number of Output Enables per Element	0
Bus Hold	No
Set/Reset	No
Polarity	Inverting/Non-Inverting
Maximum Propagation Delay Time @ Maximum CL (ns)	300@5V
Absolute Propagation Delay Time (ns)	500
Process Technology	CMOS
Maximum Low Level Output Current (mA)	4.2(Min)
Maximum High Level Output Current (mA)	-4.2(Min)
Operating Supply Voltage-Min (V)	3
Typical Operating Supply Voltage (V)	3.3
Operating Supply Voltage-Max (V)	18
Typical Quiescent Current (uA)	0.04
Maximum Quiescent Current (uA)	20
Propagation Delay Test Condition (pF)	50
Operating Temperature-Min	-55
Operating Temperature-Max	125
Supplier Temperature Grade	Military
Packing Method	Tube
Original Package	CDIP
Pin Count	16
Standard Package Method	DIP
Terminal Form	Through Hole
Package Height	3.56(Max)
Package Length	21.34(Max)
Package Width	7.62(Max)
PCB changed	16