0 items
You have no items in your shopping cart.
All Categories
    Close
    Filters
    Preferences
    Search

    M4A5-256/128-7YC

    SKU: 44884
    Manufacturer: Lattice Semiconductor
    CPLD ispMACH 4A Family 10K Gates 256 Macro Cells 105MHz/125MHz 350nm Technology 5V 208-Pin PQFP Tray
    50 parts IN STOCK
    Shipped from :
    Netherlands
    Expected Ships :
    Rohs State : Need to verify

    QUANTITY

    Increments of 0 pcs
    Products specifications
    EU RoHS Not Compliant
    ECCN (US) EAR99
    Part Status Obsolete
    SVHC Yes
    SVHC Exceeds Threshold Yes
    Automotive No
    PPAP No
    Family Name ispMACH 4A
    Program Memory Type EEPROM
    Number of Global Clocks 4
    Number of Macro Cells 256
    Process Technology 350nm
    Product Terms 20
    Device System Gates 10000
    Data Gate No
    Maximum Number of User I/Os 128
    Number of Flip Flops 384
    In-System Programmability Yes
    Programmability Yes
    Reprogrammability Support Yes
    Maximum Internal Frequency (MHz) 125
    Maximum Clock to Output Delay (ns) 8.5
    Maximum Propagation Delay Time (ns) 7.5
    Speed Grade 7
    Individual Output Enable Control Yes
    Operating Supply Voltage-Min (V) 4.75
    Operating Supply Voltage-Max (V) 5.25
    Typical Operating Supply Voltage (V) 5
    Tolerant Configuration Interface Voltage (V) 5
    Operating Temperature-Min 0
    Operating Temperature-Max 70
    Supplier Temperature Grade Commercial
    Packing Method Tray
    Tradename ispMACH
    Pin Count 208
    Standard Package Method QFP
    Original Package PQFP
    Terminal Form Surface Mount
    Package Height 3.4
    Package Length 28
    Package Width 28
    PCB changed 208
    Products specifications
    EU RoHS Not Compliant
    ECCN (US) EAR99
    Part Status Obsolete
    SVHC Yes
    SVHC Exceeds Threshold Yes
    Automotive No
    PPAP No
    Family Name ispMACH 4A
    Program Memory Type EEPROM
    Number of Global Clocks 4
    Number of Macro Cells 256
    Process Technology 350nm
    Product Terms 20
    Device System Gates 10000
    Data Gate No
    Maximum Number of User I/Os 128
    Number of Flip Flops 384
    In-System Programmability Yes
    Programmability Yes
    Reprogrammability Support Yes
    Maximum Internal Frequency (MHz) 125
    Maximum Clock to Output Delay (ns) 8.5
    Maximum Propagation Delay Time (ns) 7.5
    Speed Grade 7
    Individual Output Enable Control Yes
    Operating Supply Voltage-Min (V) 4.75
    Operating Supply Voltage-Max (V) 5.25
    Typical Operating Supply Voltage (V) 5
    Tolerant Configuration Interface Voltage (V) 5
    Operating Temperature-Min 0
    Operating Temperature-Max 70
    Supplier Temperature Grade Commercial
    Packing Method Tray
    Tradename ispMACH
    Pin Count 208
    Standard Package Method QFP
    Original Package PQFP
    Terminal Form Surface Mount
    Package Height 3.4
    Package Length 28
    Package Width 28
    PCB changed 208