EP4SGX530NF45I3N

SKU: 16205

Manufacturer: Intel

FPGA Stratix® IV GX Family 531200 Cells 40nm Technology 0.9V 1932-Pin FC-FBGA Tray

50 parts IN STOCK

Shipped from :

Netherlands

Expected Ships :

Rohs State : Need to verify

Increments of 0 pcs

Products specifications

EU RoHS	Compliant with Exemption
ECCN (US)	3A001.a.7.a
Part Status	Obsolete
HTS	8542.39.00.01
Automotive	No
PPAP	No
Family Name	Stratix® IV GX
Process Technology	40nm
User I/Os	904
Number of I/O Banks	24
Number of Registers	424960
Shift Registers	Utilize Memory
Operating Supply Voltage (V)	0.9
Logic Elements	531200
Number of Multipliers	1024 (18x18)
Program Memory Type	SRAM
Embedded Memory (Kbit)	27376
Total Number of Block RAM	64+1280
EMACs	1
IP Core	Viterbi Compiler, Low-Speed/Hybrid Serial Decoder
Provider Name	Altera/CAST, Inc/Bitec/Eureka Technology Inc/El Camino GmbH
SERDES Channels	98
Device Logic Units	531200
Number of Global Clocks	16
Device Number of DLLs/PLLs	12
Transceiver Channels	48
Transceiver Speed (Gbps)	8.5
JTAG Support	Yes
Dedicated DSP	128
PCIe	4
Programmability	Yes
Reprogrammability Support	No
Copy Protection	Yes
In-System Programmability	No
Speed Grade	3
Differential I/O Standards	LVPECL
Single-Ended I/O Standards	LVTTL
External Memory Interface	QDRII+SRAM
Operating Supply Voltage-Min (V)	0.87
Operating Supply Voltage-Max (V)	0.93
I/O Voltage (V)	1.2
Operating Temperature-Min	-40
Operating Temperature-Max	100
Supplier Temperature Grade	Industrial
Packing Method	Tray
Tradename	Stratix
Original Package	FC-FBGA
Pin Count	1932
Standard Package Method	BGA
Terminal Form	Surface Mount
Package Height	2.8
Package Length	45
Package Width	45
PCB changed	1932

Your name

Your email

Enquiry

Products specifications

EU RoHS	Compliant with Exemption
ECCN (US)	3A001.a.7.a
Part Status	Obsolete
HTS	8542.39.00.01
Automotive	No
PPAP	No
Family Name	Stratix® IV GX
Process Technology	40nm
User I/Os	904
Number of I/O Banks	24
Number of Registers	424960
Shift Registers	Utilize Memory
Operating Supply Voltage (V)	0.9
Logic Elements	531200
Number of Multipliers	1024 (18x18)
Program Memory Type	SRAM
Embedded Memory (Kbit)	27376
Total Number of Block RAM	64+1280
EMACs	1
IP Core	Viterbi Compiler, Low-Speed/Hybrid Serial Decoder
Provider Name	Altera/CAST, Inc/Bitec/Eureka Technology Inc/El Camino GmbH
SERDES Channels	98
Device Logic Units	531200
Number of Global Clocks	16
Device Number of DLLs/PLLs	12
Transceiver Channels	48
Transceiver Speed (Gbps)	8.5
JTAG Support	Yes
Dedicated DSP	128
PCIe	4
Programmability	Yes
Reprogrammability Support	No
Copy Protection	Yes
In-System Programmability	No
Speed Grade	3
Differential I/O Standards	LVPECL
Single-Ended I/O Standards	LVTTL
External Memory Interface	QDRII+SRAM
Operating Supply Voltage-Min (V)	0.87
Operating Supply Voltage-Max (V)	0.93
I/O Voltage (V)	1.2
Operating Temperature-Min	-40
Operating Temperature-Max	100
Supplier Temperature Grade	Industrial
Packing Method	Tray
Tradename	Stratix
Original Package	FC-FBGA
Pin Count	1932
Standard Package Method	BGA
Terminal Form	Surface Mount
Package Height	2.8
Package Length	45
Package Width	45
PCB changed	1932