EP3SL340H1152I3

SKU: 23261

Manufacturer: Intel

FPGA Stratix® III L Family 337500 Cells 500MHz 65nm Technology 1.1V 1152-Pin FC-HFBGA Tray

2830 parts IN STOCK

Shipped from :

Netherlands

Expected Ships :

Rohs State : Need to verify

Increments of 0 pcs

Products specifications

EU RoHS	Not Compliant
ECCN (US)	3A001.a.7.a
Part Status	Obsolete
HTS	8542.39.00.01
SVHC	Yes
SVHC Exceeds Threshold	Yes
Automotive	No
PPAP	No
Family Name	Stratix® III L
Process Technology	65nm
User I/Os	744
Number of I/O Banks	24
Operating Supply Voltage (V)	1.1
Shift Registers	Utilize Memory
Logic Elements	337500
Number of Multipliers	576 (18x18)
Program Memory Type	SRAM
Embedded Memory (Kbit)	18381
Total Number of Block RAM	48+1040+6750
IP Core	Sub-frame Latency JPEG 2000 Encoder (BA130)
Provider Name	Barco Silex/Mobiveil, Inc
Device Logic Units	337500
Number of Global Clocks	16
Device Number of DLLs/PLLs	12
Programmability	No
Reprogrammability Support	No
Copy Protection	Yes
Opr. Frequency (MHz)	500
In-System Programmability	No
Speed Grade	3
Differential I/O Standards	LVPECL
Single-Ended I/O Standards	LVTTL
External Memory Interface	DDR2 SDRAM
Operating Supply Voltage-Min (V)	1.05
Operating Supply Voltage-Max (V)	1.15
I/O Voltage (V)	1.2
Operating Temperature-Min	-40
Operating Temperature-Max	100
Supplier Temperature Grade	Industrial
Packing Method	Tray
Tradename	Stratix
Original Package	FC-HFBGA
Pin Count	1152
Standard Package Method	BGA
Terminal Form	Surface Mount
Package Height	3
Package Length	40
Package Width	40
PCB changed	1152

Your name

Your email

Enquiry

Products specifications

EU RoHS	Not Compliant
ECCN (US)	3A001.a.7.a
Part Status	Obsolete
HTS	8542.39.00.01
SVHC	Yes
SVHC Exceeds Threshold	Yes
Automotive	No
PPAP	No
Family Name	Stratix® III L
Process Technology	65nm
User I/Os	744
Number of I/O Banks	24
Operating Supply Voltage (V)	1.1
Shift Registers	Utilize Memory
Logic Elements	337500
Number of Multipliers	576 (18x18)
Program Memory Type	SRAM
Embedded Memory (Kbit)	18381
Total Number of Block RAM	48+1040+6750
IP Core	Sub-frame Latency JPEG 2000 Encoder (BA130)
Provider Name	Barco Silex/Mobiveil, Inc
Device Logic Units	337500
Number of Global Clocks	16
Device Number of DLLs/PLLs	12
Programmability	No
Reprogrammability Support	No
Copy Protection	Yes
Opr. Frequency (MHz)	500
In-System Programmability	No
Speed Grade	3
Differential I/O Standards	LVPECL
Single-Ended I/O Standards	LVTTL
External Memory Interface	DDR2 SDRAM
Operating Supply Voltage-Min (V)	1.05
Operating Supply Voltage-Max (V)	1.15
I/O Voltage (V)	1.2
Operating Temperature-Min	-40
Operating Temperature-Max	100
Supplier Temperature Grade	Industrial
Packing Method	Tray
Tradename	Stratix
Original Package	FC-HFBGA
Pin Count	1152
Standard Package Method	BGA
Terminal Form	Surface Mount
Package Height	3
Package Length	40
Package Width	40
PCB changed	1152