EP3SE110F1152C2N

SKU: 11607

Manufacturer: Intel

FPGA Stratix® III E Family 107500 Cells 600MHz 65nm Technology 1.1V 1152-Pin FC-FBGA Tray

40 parts IN STOCK

Shipped from :

Netherlands

Expected Ships :

Rohs State : Need to verify

Increments of 0 pcs

Products specifications

EU RoHS	Compliant with Exemption
ECCN (US)	3A001.a.7.a
Part Status	Obsolete
HTS	8542.39.00.01
Automotive	No
PPAP	No
Family Name	Stratix® III E
Process Technology	65nm
User I/Os	744
Number of I/O Banks	24
Operating Supply Voltage (V)	1.1
Shift Registers	Utilize Memory
Logic Elements	107500
Number of Multipliers	896 (18x18)
Program Memory Type	SRAM
Embedded Memory (Kbit)	8727
Total Number of Block RAM	16+639+2150
IP Core	Viterbi Compiler, Low-Speed/Hybrid Serial Decoder
Provider Name	Altera/CAST, Inc/Mobiveil, Inc/Eureka Technology Inc/Barco Silex
Device Logic Units	107500
Number of Global Clocks	16
Device Number of DLLs/PLLs	8
Maximum Supply Current (mA)	250
JTAG Support	Yes
Programmability	No
Reprogrammability Support	No
Copy Protection	Yes
Opr. Frequency (MHz)	600
In-System Programmability	No
Speed Grade	2
Differential I/O Standards	LVPECL
Single-Ended I/O Standards	LVTTL
External Memory Interface	DDR2 SDRAM
Operating Supply Voltage-Min (V)	1.05
Operating Supply Voltage-Max (V)	1.15
I/O Voltage (V)	1.2
Operating Temperature-Min	0
Operating Temperature-Max	85
Supplier Temperature Grade	Commercial
Packing Method	Tray
Tradename	Stratix
Original Package	FC-FBGA
Pin Count	1152
Standard Package Method	BGA
Terminal Form	Surface Mount
Package Height	2.8
Package Length	35
Package Width	35
PCB changed	1152

Your name

Your email

Enquiry

Products specifications

EU RoHS	Compliant with Exemption
ECCN (US)	3A001.a.7.a
Part Status	Obsolete
HTS	8542.39.00.01
Automotive	No
PPAP	No
Family Name	Stratix® III E
Process Technology	65nm
User I/Os	744
Number of I/O Banks	24
Operating Supply Voltage (V)	1.1
Shift Registers	Utilize Memory
Logic Elements	107500
Number of Multipliers	896 (18x18)
Program Memory Type	SRAM
Embedded Memory (Kbit)	8727
Total Number of Block RAM	16+639+2150
IP Core	Viterbi Compiler, Low-Speed/Hybrid Serial Decoder
Provider Name	Altera/CAST, Inc/Mobiveil, Inc/Eureka Technology Inc/Barco Silex
Device Logic Units	107500
Number of Global Clocks	16
Device Number of DLLs/PLLs	8
Maximum Supply Current (mA)	250
JTAG Support	Yes
Programmability	No
Reprogrammability Support	No
Copy Protection	Yes
Opr. Frequency (MHz)	600
In-System Programmability	No
Speed Grade	2
Differential I/O Standards	LVPECL
Single-Ended I/O Standards	LVTTL
External Memory Interface	DDR2 SDRAM
Operating Supply Voltage-Min (V)	1.05
Operating Supply Voltage-Max (V)	1.15
I/O Voltage (V)	1.2
Operating Temperature-Min	0
Operating Temperature-Max	85
Supplier Temperature Grade	Commercial
Packing Method	Tray
Tradename	Stratix
Original Package	FC-FBGA
Pin Count	1152
Standard Package Method	BGA
Terminal Form	Surface Mount
Package Height	2.8
Package Length	35
Package Width	35
PCB changed	1152