# 32-bit ARM<sup>TM</sup> Cortex<sup>TM</sup>-M3 based Microcontroller



# MB9AFB41LA/MA/NA, MB9AFB42LA/MA/NA, MB9AFB44LA/MA/NA

#### ■ DESCRIPTION

The MB9AB40NA Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with low-power consumption mode and competitive cost.

These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and have peripheral functions such as various timers, ADCs, LCDC and Communication Interfaces (USB, UART, CSIO, I<sup>2</sup>C).

The products which are described in this data sheet are placed into TYPE6 product categories in "FM3 Family PERIPHERAL MANUAL".

Note: ARM and Cortex are the trademarks of ARM Limited in the EU and other countries.



Copyright©2012-2013 FUJITSU SEMICONDUCTOR LIMITED All rights reserved 2013.4



#### ■ FEATURES

- 32-bit ARM Cortex-M3 Core
  - Processor version: r2p1
  - Up to 40 MHz Frequency Operation
  - Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
  - 24-bit System timer (Sys Tick): System timer for OS task management

#### On-chip Memories

#### [Flash memory]

- · Dual operation Flash memory
  - Dual Operation Flash memory has the upper bank and the lower bank.
     So, this series could implement erase, write and read operations for each bank simultaneously.
  - Main area: Up to 256 Kbytes (Up to 240Kbytes upper bank + 16Kbytes lower bank)
  - Work area: 32 Kbytes (lower bank)
- · Read cycle: 0 wait-cycle
- · Security function for code protection

#### [SRAM]

This Series on-chip SRAM is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus or D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

- · SRAM0: Up to 16 Kbytes
- SRAM1: Up to 16 Kbytes

#### External Bus Interface\*

- · Supports SRAM, NOR Flash memory device
- Up to 8 chip selects
- 8/16-bit Data width
- Up to 25-bit Address bit
- · Supports Address/Data multiplex
- · Supports external RDY function
- \*: MB9AFB41LA, FB42LA and FB44LA do not support External Bus Interface.

#### USB Interface

The USB interface is composed of Function and Host.

# [USB function]

- · USB2.0 Full-Speed supported
- · Max 6 EndPoint supported
  - EndPoint 0 is control transfer
  - EndPoint 1, 2 can select Bulk-transfer, Interrupt-transfer or Isochronous-transfer
  - EndPoint 3 to 5 can select Bulk-transfer or Interrupt-transfer
  - EndPoint 1 to 5 is comprised of Double Buffers.
  - The size of each endpoint is according to the follows.
    - Endpoint 0, 2 to 5: 64bytes
    - Endpoint 1: 256bytes

#### [USB host]

- · USB2.0 Full/Low-speed supported
- · Bulk-transfer, interrupt-transfer and Isochronous-transfer support
- USB Device connected/dis-connected automatical detection
- · Automatic processing of the IN/OUT token handshake packet
- · Max 256-byte packet-length supported
- · Wake-up function supported



DS706-00034-2v0-E

#### LCD Controller (LCDC)

- Up to  $40 \text{ SEG} \times 8\text{COM}$
- 8COM or 4COM mode can be selected.
- Built-in internal dividing resistor
- LCD drive power supply (bias) pin (VV4 to VV0)
- · With blinking function

#### Multi-function Serial Interface (Max 8channels)

- 4 channels with 16steps×9-bit FIFO (ch.4 to ch.7), 4 channels without FIFO (ch.0 to ch.3)
- Operation mode is selectable from the followings for each channel.
  - UART
  - CSIO
  - I<sup>2</sup>C

#### [UART]

- · Full-duplex double buffer
- · Selection with or without parity supported
- · Built-in dedicated baud rate generator
- · External clock available as a serial clock
- Hardware Flow control\*: Automatically control the transmission by CTS/RTS (only ch.4)
- · Various error detection functions available (parity errors, framing errors, and overrun errors)
- \*: MB9AFB41LA, FB42LA and FB44LA do not support Hardware Flow control.

## [CSIO]

- Full-duplex double buffer
- · Built-in dedicated baud rate generator
- · Overrun error detection function available

#### [I<sup>2</sup>C]

Standard mode (Max 100kbps) / High-speed mode (Max 400kbps) supported

#### DMA Controller (8channels)

The DMA Controller has an independent bus from the CPU, so CPU and DMA Controller can process simultaneously.

- 8 independently configured and operated channels
- Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32-bit (4 Gbytes)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- Transfer data type: byte/half-word/word
- Transfer block count: 1 to 16
- · Number of transfers: 1 to 65536

# A/D Converter (Max 24channels)

#### [12-bit A/D Converter]

- · Successive Approximation type
- Built-in 2units
- Conversion time: 2.0µs @ 2.7V to 3.6V

FUJITSU SEMICONDUCTOR CONFIDENTIAL

- Priority conversion available (priority at 2levels)
- · Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)

#### IVIDJAD4UNA JEHES

#### • Base Timer (Max 8channels)

Operation mode is selectable from the followings for each channel.

- · 16-bit PWM timer
- · 16-bit PPG timer
- 16/32-bit reload timer
- 16/32-bit PWC timer

#### General-Purpose I/O Port

This series can use its pins as general-purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated to.

- · Capable of pull-up control per pin
- · Capable of reading pin level directly
- Built-in the port relocate function
- Up to 83 fast general-purpose I/O Ports@100pin Package
- Some ports are 5V tolerant.

See "■PIN DESCRIPTION" to confirm the corresponding pins.

#### Dual Timer (32/16-bit Down Counter)

The Dual Timer consists of two programmable 32/16-bit down counters. Operation mode is selectable from the followings for each channel.

- Free-running
- Periodic (=Reload)
- One-shot

#### HDMI-CEC/Remote Control Receiver (Up to 2channels)

- HDMI-CEC transmitter
  - · Header block automatic transmission by judging Signal free
  - · Generating status interrupt by detecting Arbitration lost
  - · Generating START, EOM, ACK automatically to output CEC transmission by setting 1 byte data
  - · Generating transmission status interrupt when transmitting 1 block (1 byte data and EOM/ACK)
- · HDMI-CEC receiver
  - · Automatic ACK reply function available
  - · Line error detection function available
- · Remote control receiver
  - 4 bytes reception buffer
  - Repeat code detection function available

#### Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.

- The interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- Leap year automatic count is available.

#### Watch Counter

The Watch counter is used for wake up from sleep and timer mode.

Interval timer: up to 64s (Max) @ Sub Clock: 32.768 kHz

#### External Interrupt Controller Unit

- Up to 16 external interrupt input pins
- Include one non-maskable interrupt (NMI) input pin

FUĴĪTSU

DS706-00034-2v0-E

#### Watchdog Timer (2channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

The "Hardware" watchdog timer is clocked by the built-in low-speed CR oscillator. Therefore, the "Hardware" watchdog is active in any low-power consumption modes except RTC, STOP, Deep standby RTC, Deep standby STOP modes.

#### CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator calculates the CRC which has a heavy software processing load, and achieves a reduction of the integrity check processing load for reception data and storage.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- CCITT CRC16 Generator Polynomial: 0x1021
- IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

#### Clock and Reset

#### [Clocks]

Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillator, and Main PLL).

Main Clock
Sub Clock
Built-in high-speed CR Clock
Built-in low-speed CR Clock
100 kHz

Main PLL Clock

#### [Resets]

- · Reset requests from INITX pin
- · Power on reset
- · Software reset
- Watchdog timers reset
- · Low-voltage detection reset
- · Clock Super Visor reset

#### Clock Super Visor (CSV)

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- External clock failure (clock stop) is detected, reset is asserted.
- External frequency anomaly is detected, interrupt or reset is asserted.

#### Low-Voltage Consumption Detector (LVD)

This Series includes 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, Low-Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

#### Low-Power Consumption Mode

Six low-power consumption modes supported.

- · SLEEP
- TIMER
- · RTC
- · STOP
- Deep standby RTC (selectable between keeping the value of RAM and not)
- Deep standby STOP (selectable between keeping the value of RAM and not)

#### MIDSAD4UNA SELIES

# Debug

- Serial Wire JTAG Debug Port (SWJ-DP)
- Embedded Trace Macrocells (ETM).\*
- \*: MB9AFB41LA/MA, FB42LA/MA, FB44LA/MA support only SWJ-DP.

# Unique ID

Unique value of the device (41-bit) is set.

# Power Supply

Wide range voltage : VCC = 1.65V to 3.6V

: VCC = 3.0V to 3.6V (when USB is used) : VCC = 2.2V to 3.6V (when LCDC is used)



# ■ PRODUCT LINEUP

# Memory size

Produ	ct name	MB9AFB41LA/MA/NA	MB9AFB42LA/MA/NA	MB9AFB44LA/MA/NA
On-chip Flash Main area		64 Kbytes	128 Kbytes	256 Kbytes
memory	Work area	32 Kbytes	32 Kbytes	32 Kbytes
On-chip	SRAM0	8 Kbytes	8 Kbytes	16 Kbytes
SRAM	SRAM1	8 Kbytes	8 Kbytes	16 Kbytes
SICAM	Total	16 Kbytes	16 Kbytes	32 Kbytes

# Function

		MB9AFB41LA	MB9AFB41MA	MB9AFB41NA						
Pr	oduct name	MB9AFB42LA	MB9AFB42MA	MB9AFB42NA						
		MB9AFB44LA	MB9AFB44MA	MB9AFB44NA						
Pin count		64	80/96	100/112						
CPU			Cortex-M3							
CPU	Freq.		40 MHz							
Power supp	ly voltage range	1.65V to 3.6V								
USB2.0 (Fu	inction/Host)	1ch.								
DMAC		8ch.								
			Addr: 21-bit (Max)	Addr: 25-bit (Max)						
			R/W Data: 8-bit (Max)	R/W Data: 8/16-bit (Max)						
External Bu	is Interface	-	CS: 4 (Max)	CS: 8 (Max)						
			Support: SRAM,	Support: SRAM,						
			NOR Flash memory	NOR Flash memory						
LCD Contro	ollar	$20 \text{ SEG} \times 8\text{COM}$	33 SEG × 8COM	$40 \text{ SEG} \times 8\text{COM}$						
LCD Contro	Offici	(Max)	(Max)	(Max)						
MF Serial I	nterface		8ch. (Max)							
(UART/CS)		ch.4 to ch.7: FIFO (16steps × 9-bit)								
		ch.0 to ch.3: No FIFO								
Base Timer		8ch. (Max)								
(PWC/Relo	ad timer/PWM/PPG)	OCII. (IVIAA)								
Dual Timer			1 unit							
HDMI-CEC	C/ Remote Control		2ch. (Max)							
Receiver			ZCII. (IVIAX)							
Real-Time	Clock		1 unit							
Watch Cour	nter		1 unit							
CRC Accel	erator		Yes							
Watchdog ti	imer		1ch. (SW) + 1ch. (HW							
External Int	tarrinte	8pins (Max) +	11pins (Max) +	16pins (Max) +						
External III	pts	NMI × 1	$NMI \times 1$	NMI × 1						
I/O ports		51pins (Max)	66pins (Max)	83pins (Max)						
12-bit A/D	converter	12ch. (2 units)	17ch. (2 units)	24ch. (2 units)						
,	Super Visor)		Yes							
	Voltage Detector)		2ch.							
Built-in	High-speed		4 MHz (± 2%)							
CR	Low-speed		100 kHz (Typ)							
Debug Fund	ction	SW	J-DP	SWJ-DP/ETM						
Unique ID			Yes							
Note: All sign	nale of the peripheral fur	action in each product co	nnot be allocated by limi	ting the pine of peckage						

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use.

# ■ PACKAGES

Product name Package	MB9AFB41LA MB9AFB42LA MB9AFB44LA	MB9AFB41MA MB9AFB42MA MB9AFB44MA	MB9AFB41NA MB9AFB42NA MB9AFB44NA
LQFP: FPT-64P-M38 (0.5mm pitch)	0	-	-
LQFP: FPT-64P-M39 (0.65mm pitch)	0	-	-
QFN: LCC-64P-M24 (0.5mm pitch)	O	-	-
LQFP: FPT-80P-M37 (0.5mm pitch)	-	O	-
LQFP: FPT-80P-M40 (0.65mm pitch)	-	O	-
BGA: BGA-96P-M07 (0.5mm pitch)	-	O	-
LQFP: FPT-100P-M23 (0.5mm pitch)	-	-	O
QFP: FPT-100P-M36 (0.65mm pitch)	-	-	O
BGA: BGA-112P-M04 (0.8mm pitch)	-	-	O


O : Supported

Note: See "■PACKAGE DIMENSIONS" for detailed information on each package.




# **■ PIN ASSIGNMENT**

• FPT-100P-M23




#### <Note>

FPT-100P-M36




#### <Note>

#### FPT-80P-M37/M40



#### <Note>


#### FPT-64P-M38/M39



#### <Note>




#### LCC-64P-M24




#### <Note>

#### • BGA-112P-M04



#### <Note>

#### BGA-96P-M07



#### <Note>

# ■ LIST OF PIN FUNCTIONS

# • List of pin numbers

		Pin	No			I/O circuit	Pin state					
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64	Pin Name	type	type				
1	79	B1	1	B1	1	VCC		-				
						P50						
					2	INT00_0						
2	80	C1	2	C1	2	SIN3_1	J	Y				
						VV4						
					-	MADATA00_1						
						P51						
						INT01_0						
3	81	C2	3	C2		SOT3_1	Ţ	Y				
3	81	C2	3	C2	-	(SDA3_1)	J	1				
						VV3						
						MADATA01_1						
						P51						
					3	INT01_0	Е	L				
-	-	-	-	-	3	SOT3_1	E	L				
						(SDA3_1)						
						P52						
						INT02_0						
4	82	82	82	82	82	В3	4	В3	_	SCK3_1	J	Y
7	02	ВЗ	7	<b>D</b> 3		(SCL3_1)		1				
						VV2						
						MADATA02_1						
						P52						
_	_	_	_	_	4	INT02_0	Е	L				
						SCK3_1		_				
						(SCL3_1)						
						P53						
						SIN6_0						
5	83	D1	5	D1	_	TIOA1_2	J	Y				
	0.5	<i>D</i> 1		<i>D</i> 1		INT07_2		1				
						VV1						
						MADATA03_1						
						P54						
						SOT6_0						
6	84	D2	6	D2	_	(SDA6_0)	J	X				
	0-7	22		102		TIOB1_2		7.				
						VV0						
						MADATA04_1						

		Pin	No				I/O circuit	Pin state
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64	Pin Name	type	type
						P55		
						SCK6_0		
7	85	D3	7	D3		(SCL6_0)	K	U
/	65	DЗ	/	D3	-	ADTG_1	K	U
						SEG39		
						MADATA05_1		
						P56		
8	86	D5	8	E1	_	INT08_2	K	V
0	00	DS	O	Li	_	SEG38	IX.	•
						MADATA06_1		
						P30		
					5	TIOB0_1		
9	87	E1	9	E2		INT03_2	K	V
						COM7		
					-	MADATA07_1		
						P31		
						TIOB1_1		
					6	SCK6_1		
10	88	E2	10	E3		(SCL6_1)	K	V
						INT04_2		
						COM6		
					-	MADATA08_1		
						P32	_	
						TIOB2_1		
4.4	0.0	F-0	4.4	G.1	7	SOT6_1	**	**
11	89	E3	11	G1		(SDA6_1)	K	V
						INT05_2	_	
						COM5	_	
					-	MADATA09_1		
						P33	_	
						INT04_0	_	
12	90	E4	12	G2	8	TIOB3_1	V	V
12	90	£4	12	G2		SIN6_1	K	V
						ADTG_6	1	
						COM4	1	
					-	MADATA10_1		
13	91	F1			_	P34 TIOB4_1	E	K
13	91	1.1	_	_	] -	MADATA11_1		IX
						P35		
							1	
14	92	F2	-	-	-	TIOB5_1	Е	L
						INT08_1	1	
					<u> </u>	MADATA12_1	L	

		Pin	No			I/O circuit	Pin state	
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64	Pin Name	type	type
						P36		
15	93	F3				SIN5_2	E	L
13	93	гэ	-	-	-	INT09_1	E	L
						MADATA13_1		
-	-	=	=	F1	-	VSS		=
=	-	=	=	F2	-	VSS		=
-	-	-	-	F3	-	VSS		-
						P37		
						SOT5_2		
16	94	G1	-	-	-	(SDA5_2)	Е	L
						INT10_1		
						MADATA14_1		
						P38		
						SCK5_2		
17	95	G2	-	-	-	(SCL5_2)	Е	L
						INT11_1	_	
						MADATA15_1		
4.0	0.5	77.4	4.0	G2		P39		**
18	96	F4	13	G3	9	ADTG_2	K	U
						COM3		
						P3A	1	
10	07	G2	1.4	771	10	TIOA0_1	17	<b>T</b> T
19	97	G3	14	H1	10	RTCCO_2	K	U
						SUBOUT_2	_	
						COM2		
20	00	771	1.7	110	11	P3B	17	<b>T</b> T
20	98	H1	15	H2	11	TIOA1_1	K	U
						COM1		
21	00	110	16	112	10	P3C	17	<b>T</b> T
21	99	H2	16	НЗ	12	TIOA2_1	K	U
						COM0		
22	100	C4	17	Ţ1	12	P3D	1/2	<b>T</b> T
22	100	G4	17	J1	13	TIOA3_1	K	U
		D2		D2		SEG37		
-	-	B2	-	B2	-	VSS		- 
22	1	пэ	10	12	1.4	P3E	v	T T
23	1	Н3	18	J2	14	TIOA4_1	K	U
						SEG36		
24	2	Ј2	19	J4	15	P3F	K	U
24		J∠	19	J4	13	TIOA5_1		
25	3	L1	20	L1	16	SEG35 VSS		
			20		16			-
26	4	J1	-	-	-	VCC		-

		Pin	No				I/O circuit	Din state
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64	Pin Name	type	type
						P40		
27	5	J4	-	-	-	TIOA0_0	Е	L
						INT12_1		
						P41		
28	6	L5	-	-	-	TIOA1_0	Е	L
						INT13_1	1	
20	-	17.5				P42	-	17
29	7	K5	-	-	-	TIOA2_0	E	K
						P43		
30	8	J5	-	-	_	TIOA3_0	Е	K
						ADTG_7	_	
						P44		
31	9	Н5	21	L5		TIOA4_0	K	U
31	9	пэ	21	L3	-	SEG34		U
						MAD00_1		
						P45	_	
32	10	L6	22	K5	_	TIOA5_0	K	U
						SEG33	-	
		K2		K2		MAD01_1 VSS		
-	-	J3	-	J3	-	VSS	-	
-	-	H4	-		-	VSS	-	
-	-		-	- L6	-	VSS	-	
33	11	- L2	23	L0 L2	17	C	-	
34	12	L4	24	L4		VSS	-	
35	13	K1	25	K1	18	VCC	-	
33	13	K1	23	K1	10	P46	-	
36	14	L3	26	L3	19		D	F
						X0A		
37	15	K3	27	K3	20	P47	D	G
20	1.0	77.4	20	T7.4	21	X1A	D	<u> </u>
38	16	K4	28	K4	21	INITX	В	С
						P48	_	
20	177	We	20	7.5		INT14_1	17	<b>3</b> 7
39	17	K6	29	J5	-	SIN3_2	K	V
						SEG32	_	
						MAD02_1		
						P49	_	
					22	TIOB0_0	_	
40	18	J6	30	K6		SEG31	K	U
						SOT3_2		-
					-	(SDA3_2)	4	
						MAD03_1		

		Pin	No				I/O circuit	Pin state	
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64	Pin Name	type	type	
						P4A			
					23	TIOB1_0			
41	10	1.7	21	16		SEG30	17	TT	
41	19	L7	31	J6		SCK3_2	K	U	
					-	(SCL3_2)			
						MAD04_1			
						P4B			
40	20	1/7	22	17	24	TIOB2_0	17	<b>T</b> T	
42	20	K7	32	L7		SEG29	K	U	
					-	MAD05_1	1		
						P4C			
						TIOB3_0			
43	21	Ш	22	W7	25	SCK7_1		S	
43	21	Н6	33	K7		(SCL7_1)	1**	3	
						CEC0			
					-	MAD06_1			
						P4D			
					26	TIOB4_0			
44	22	J7	34	J7	20	SOT7_1	I*	K	
						(SDA7_1)			
					-	MAD07_1		L	
						P4E			
					27	TIOB5_0			
45	23	K8	35	K8		INT06_2	I*		
						SIN7_1			
1					-	MAD08_1			
46	24	К9	36	К9	28	MD1	C	Е	
40	24	K3	30	K3	26	PE0	C	Ľ	
47	25	L8	37	L8	29	MD0	G	D	
48	26	L9	38	L9	30	X0	A	A	
40	20	L9	36	L9	30	PE2	A	A	
49	27	L10	39	L10	31	X1	A	В	
49	21	LIU	39	LIU	31	PE3	A	Б	
50	28	L11	40	L11	32	VSS	-		
51	29	K11	41	K11	33	VCC	-		
						P10			
52	30	J11	42	J11	34	AN00	L	W	
						SEG28			
						P11			
						AN01			
				J10		25	SIN1_1		
53	31	J10	43		35	INT02_1	L	R	
33						WKUP1	7		
						SEG27	1		
					-	MAD09_1	1		

20 **FUJITSU** DS706-00034-2v0-E

		Pin	No				I/O circuit	Din state
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64	Pin Name	type	type
						P12		
						AN02		
54	32	Ј8	44	Ј8	36	SOT1_1 (SDA1_1)	L	W
						SEG26	1	
					_	MAD10_1		
_	_	K10	_	K10	_	VSS	_	
_	_	J9	-	J9	-	VSS	_	
				0,7		P13		
						AN03	_	
						SCK1_1	1	
					37	(SCL1_1)		
55	33	H10	45	H10		RTCCO_1	L	W
						SEG25	1	
						SUBOUT_1		
					-	MAD11_1		
						P14		
						AN04		
			H9 46		38	INT03_1	L	
56	34	Н9		Н9		SEG24		N
						SIN0_1	_	1
							-	MAD12_1
						P15		
					39	AN05		
						SEG23	_	
57	35	H7	47	G10		SOT0_1	L	W
					_	(SDA0_1)		
						MAD13_1		
						P16		
						AN06		
58	36	G10	48	G9		SCK0_1	L	W
36	30	GIU	40	U9	-	(SCL0_1)	L	VV
						SEG22		
						MAD14_1		
						P17		
						AN07		
59	37	G9	49	F10	40	SIN2_2	L	N
39	37	09	49	F10		INT04_1	L	11
						SEG21		
					-	MAD15_1		
60	38	H11	50	H11	41	AVCC	-	
61	39	F11	51	F11	42	AVRH	-	
62	40	G11	52	G11	43	AVSS	-	

		Pin	No				I/O circuit	Pin state
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64	Pin Name	type	type
						P18		
						AN08	1	
62	4.1	CO	52	EO	44	SOT2_2	<b>-</b>	337
63	41	G8	53	F9		(SDA2_2)	L	W
						SEG20		
					-	MAD16_1		
						P19		
						AN09		
64	42	F10	54	E11	45	SCK2_2	L	W
04	42	110	34	LII	<u> </u>	(SCL2_2)	L	**
						SEG19		
					-	MAD17_1		
-	-	Н8	-	-	-	VSS	-	
						P1A		
						AN10		
65	43	F9	55	E10		SIN4_1	L	N
0.5	43	1.3	33	E10	_	INT05_1	L	11
						SEG18		
						MAD18_1		
						P1B		
					Ī	AN11		
66	44	E11	56	E9	Ī	SOT4_1	L	W
00	44	EII	30	E9	_ [	(SDA4_1)	L	
						SEG17		
						MAD19_1		
						P1C		
						AN12		
67	45	E10	_	_	_	SCK4_1	L	W
07	15	210				(SCL4_1)		,,
						SEG16		
						MAD20_1		
						P1D		
						AN13		
68	46	F8	-	-	-	CTS4_1	L	W
						SEG15		
						MAD21_1		
						P1E		
						AN14		
69	47	E9	-	-	-	RTS4_1	L	W
						SEG14	_	
						MAD22_1		
						P1F		
70	48	D11	_	_	_	AN15	F	M
, ,		211				ADTG_5		1,1
						MAD23_1		

22 **FUJITSU** DS706-00034-2v0-E

		Pin	No				I/O circuit	Pin state
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64	Pin Name	type	type
-	-	B10	-	B10	-	VSS	-	
-	-	C9	-	C9	-	VSS	-	
-	-	-	-	D11	-	VSS	-	
						P23		
						AN16		
71	49	D10	57	D10	46	SCK0_0	L	W
/1	47	D10	37	D10	40	(SCL0_0)		VV
						TIOA7_1		
						SEG13		
						P22		
						AN17		
72	50	E8	58	D9	47	SOT0_0	L	W
, 2	30	Lo	30	D)	''	(SDA0_0)		** 
						TIOB7_1		
						SEG12		
						P21		
						AN18		
73	51	C11	59	C11	48	SIN0_0	L	R
73	31	CII	37	CII	40	INT06_1	L	
						WKUP2		
						SEG11		
						P20		
						AN19		
74	52	C10	60	C10		INT05_0	L	N
/-	32	CIO	00	CIO		CROUT_0	L	11
						SEG10		
						MAD24_1		
75	53	A11	-	A11	-	VSS	-	
76	54	A10	-	-	-	VCC	-	
					49	P00		
77	55	A9	61	A10	49	TRSTX	E	J
					-	MCSX7_1		
						P01		
78	56	B9	62	В9	50	TCK	Е	J
						SWCLK		
					£1	P02		
79	57	B11	63	B11	51	TDI	Е	J
					-	MCSX6_1		
						P03		
80	58	A8	64	A9	52	TMS	Е	J
						SWDIO		
						P04		
81	59	B8	65	В8	53	TDO	E	J
						SWO		

DS706-00034-2v0-E **FUJITSU** 23

		Pin	No				I/O circuit	Din state																
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64	Pin Name	type	type																
						P05																		
						AN20																		
						TRACED0																		
2.5		<b>~</b> 0				TIOA5_2	1																	
82	60	C8	-	-	-	 SIN4_2	L	Q																
						INT00_1																		
						SEG09																		
						MCSX5_1																		
-	-	D8	-	-	-	VSS	-																	
						P06																		
						AN21																		
						TRACED1																		
						TIOB5_2																		
83	61	D9	-	-	-	SOT4_2	L	Q																
						(SDA4_2)																		
						INT01_1																		
						SEG08																		
						MCSX4_1																		
						P07		P																
						AN22	- -																	
			66	A8		ADTG_0																		
84	62	62 A7	A7		-	SEG07	L																	
																							MCLKOUT_1	
						TRACED2																		
			-	-		SCK4_2																		
						(SCL4_2)																		
-	-	-	-	A7	-	VSS	-																	
						P08																		
						AN23																		
85	63	В7				TRACED3	L	P																
0.5	0.5	D/	-	=	-	TIOA0_2	L	Γ																
						CTS4_2																		
						SEG06																		
						MCSX3_1 P09																		
						TRACECLK	1																	
						TIOB0_2	_																	
86	64	C7	-	-	-	RTS4_2	K	O																
						SEG05																		
						MCSX2_1																		
						P0A																		
					54	SIN4_0	-																	
87	65	D7	67	C8	]	INT00_2	I*	L																
					-	MCSX1_1	-																	
L	<u> </u>		<u> </u>			MCDVI_I																		

24 **FUJITSU** DS706-00034-2v0-E

		Pin	No				I/O circuit	Pin state
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64	Pin Name	type	type
						P0B		
						SOT4_0		
88	66	A6	68	C7	55	(SDA4_0)	I*	K  K  K  U  U  U  U  U  U  U  U
						TIOB6_1		
					-	MCSX0_1		
						P0C		
					56	SCK4_0		
89	67	B6	69	В7	30	(SCL4_0)	I*	K
						TIOA6_1	_	
					-	MALE_1		
-	-	D4	-	-	-	VSS	-	
-	-	C3	-	C3	-	VSS	-	
						P0D		
						RTS4_0		
90	68	C6	70	В6	-	TIOA3_2	K	U
						SEG04		
						MDQM0_1		
						P0E		
						CTS4_0		
91	69	A5	71	C6	-	TIOB3_2	K	U
						SEG03	_	
						MDQM1_1		
-	-	-	-	A5	-	VSS	_	
						P0F		
						NMIX		
0.0	<b>5</b> 0	D.#	<b>5</b> 0			CROUT_1		
92	70	B5	72	A6	57	RTCCO_0	Е	1
						SUBOUT_0		
						WKUP0		
						P63		
0.2	7.1	De	70	70.5		INT03_0		* 7
93	71	D6	73	B5	-	SEG02	K	V
						MWEX_1		
						P62		
						SCK5_0	_	
0.4	70	O.F.	7.4	Q.F.	58	(SCL5_0)	***	**
94	72	C5	74	C5		ADTG_3	K	U
						SEG01		
					-	MOEX_1		
						P61		
						SOT5_0		K U U U U U
05	72	D4	75	D 4	50	(SDA5_0)	$_{\nu}$	ŢŢ
95	73	B4	75	B4	59	TIOB2_2	K	U
						UHCONX		K U U U U
						SEG00		

DS706-00034-2v0-E **FUJITSU** 25

		Pin	No				I/O circuit	Pin state		
LQFP-100	QFP-100	BGA-112	LQFP-80	BGA-96	LQFP-64 QFN-64	Pin Name	type	type		
						P60				
						SIN5_0				
					60	TIOA2_2				
96	74	C4	76	C4	00	INT15_1	I*	T		
						WKUP3				
						CEC1				
					-	MRDY_1				
97	75	A4	77	A4	61	VCC	-			
98	76	A3	78	A3	62	P80	Н	Н		
96	70	AJ	70	AS	02	UDM0	11	11		
99	77	A2	79	A2	63	P81	Н	Н		
79	, ,	A2	13	AL	A2	A2	UDP0		11	11
100	78	A1	80	A1	64	VSS	-	-		

<sup>\*: 5</sup>V tolerant I/O

# • List of pin functions

					Pin	No		
Pin function	Pin name	Function description	LQFP- 100	QFP- 100	BGA- 112	LQFP- 80	BGA- 96	LQFP/ QFN- 64
ADC	ADTG_0		84	62	A7	66	A8	-
	ADTG_1		7	85	D3	7	D3	-
	ADTG_2		18	96	F4	13	G3	9
	ADTG_3	A/D conventor external trigger	94	72	C5	74	C5	58
	ADTG_4	A/D converter external trigger input pin	-	-	-	-	ı	-
	ADTG_5	imput pin	70	48	D11	-	1	-
	ADTG_6		12	90	E4	12	G2	8
	ADTG_7		30	8	J5	-	ı	-
	ADTG_8		-	ı	1	-	1	-
	AN00		52	30	J11	42	J11	34
	AN01		53	31	J10	43	J10	35
	AN02		54	32	Ј8	44	Ј8	36
	AN03		55	33	H10	45	H10	37
	AN04		56	34	Н9	46	Н9	38
	AN05		57	35	H7	47	G10	39
	AN06		58	36	G10	48	G9	-
	AN07		59	37	G9	49	F10	40
	AN08		63	41	G8	53	F9	44
	AN09		64	42	F10	54	E11	45
	AN10		65	43	F9	55	E10	-
	AN11	A/D converter analog input pin.	66	44	E11	56	E9	-
	AN12	ANxx describes ADC ch.xx.	67	45	E10	-	-	-
	AN13		68	46	F8	-	-	-
	AN14		69	47	E9	-	-	-
	AN15		70	48	D11	-	-	-
	AN16		71	49	D10	57	D10	46
	AN17		72	50	E8	58	D9	47
	AN18		73	51	C11	59	C11	48
	AN19		74	52	C10	60	C10	-
	AN20		82	60	C8	-	-	-
	AN21		83	61	D9	-	1	-
	AN22		84	62	A7	66	A8	-
	AN23		85	63	В7	-	ı	-

					Pin	No		
Pin function	Pin name	Function description	LQFP- 100	QFP- 100	BGA- 112	LQFP-	BGA- 96	LQFP/ QFN-
	TIOAO							64
Base Timer	TIOA0_0	D : 1 0 TYO 4 :	27	5	J4	-	-	-
0	TIOA0_1	Base timer ch.0 TIOA pin	19	97	G3	14	H1	10
0	TIOA0_2		85	63	B7	-	-	-
	TIOB0_0		40	18	J6	30	K6	22
	TIOB0_1	Base timer ch.0 TIOB pin	9	87	E1	9	E2	5
	TIOB0_2		86	64	C7	-	-	-
Base	TIOA1_0		28	6	L5	-	-	-
Timer 1	TIOA1_1	Base timer ch.1 TIOA pin	20	98	H1	15	H2	11
1	TIOA1_2		5	83	D1	5	D1	-
	TIOB1_0		41	19	L7	31	J6	23
	TIOB1_1	Base timer ch.1 TIOB pin	10	88	E2	10	E3	6
	TIOB1_2		6	84	D2	6	D2	-
Base	TIOA2_0		29	7	K5	-	-	-
Timer	TIOA2_1	Base timer ch.2 TIOA pin	21	99	H2	16	Н3	12
2	TIOA2_2		96	74	C4	76	C4	60
	TIOB2_0		42	20	K7	32	L7	24
	TIOB2_1	Base timer ch.2 TIOB pin	11	89	E3	11	G1	7
	TIOB2_2		95	73	B4	75	B4	59
Base	TIOA3_0		30	8	J5	-	-	-
Timer	TIOA3_1	Base timer ch.3 TIOA pin	22	100	G4	17	J1	13
3	TIOA3_2		90	68	C6	70	В6	-
	TIOB3_0		43	21	Н6	33	K7	25
	TIOB3_1	Base timer ch.3 TIOB pin	12	90	E4	12	G2	8
	TIOB3_2		91	69	A5	71	C6	-
Base	TIOA4_0		31	9	H5	21	L5	-
Timer	TIOA4_1	Base timer ch.4 TIOA pin	23	1	Н3	18	J2	14
4	TIOA4_2		-	-	-	-	-	-
	TIOB4_0		44	22	J7	34	J7	26
	TIOB4_1	Base timer ch.4 TIOB pin	13	91	F1	-	-	-
	TIOB4_2		-	-	-	-	-	-
Base	TIOA5_0		32	10	L6	22	K5	-
Timer	TIOA5_1	Base timer ch.5 TIOA pin	24	2	J2	19	J4	15
5	TIOA5_2		82	60	C8	-	-	-
	TIOB5_0		45	23	K8	35	K8	27
	TIOB5_1	Base timer ch.5 TIOB pin	14	92	F2	_	-	-
	TIOB5_2		83	61	D9	-	-	-
Base Timer	TIOA6_1	Base timer ch.6 TIOA pin	89	67	В6	69	В7	56
6	TIOB6_1	Base timer ch.6 TIOB pin	88	66	A6	68	C7	55
Base	TIOA7_0		-	-	-	-	-	-
Timer	TIOA7_1	Base timer ch.7 TIOA pin	71	49	D10	57	D10	46
7	TIOA7_2		-	_	-	-	-	-
	TIOB7_0		-	-	-	_	-	-
	TIOB7_1	Base timer ch.7 TIOB pin	72	50	E8	58	D9	47
	TIOB7_2		-	-		-		-

28 **FUJITSU** DS706-00034-2v0-E

					Pin	No		
Pin function	Pin name	Function description	LQFP- 100	QFP- 100	BGA- 112	LQFP- 80	BGA- 96	LQFP/ QFN- 64
Debugger	SWCLK	Serial wire debug interface clock input pin	78	56	В9	62	В9	50
	SWDIO	Serial wire debug interface data input / output pin	80	58	A8	64	A9	52
	SWO	Serial wire viewer output pin	81	59	B8	65	B8	53
	TCK	J-TAG test clock input pin	78	56	B9	62	B9	50
	TDI	J-TAG test data input pin	79	57	B11	63	B11	51
	TDO	J-TAG debug data output pin	81	59	В8	65	В8	53
	TMS	J-TAG test mode state input/output pin	80	58	A8	64	A9	52
	TRACECLK	Trace CLK output pin of ETM	86	64	C7	-	ı	=
	TRACED0		82	60	C8	-	ı	-
	TRACED1	Trace data output pins of ETM	83	61	D9	-	-	-
	TRACED2	Trace data output pins of ETM	84	62	A7	-	ı	-
	TRACED3		85	63	В7	-	ı	=
	TRSTX	J-TAG test reset Input pin	77	55	A9	61	A10	49
External	MAD00_1		31	9	H5	21	L5	-
Bus	MAD01_1	J-TAG test mode state input/output pin  Trace CLK output pin of ETM  Trace data output pins of ETM	32	10	L6	22	K5	-
	MAD02_1		39	17	K6	29	J5	-
	MAD03_1		40	18	J6	30	K6	-
	MAD04_1		41	19	L7	31	J6	-
	MAD05_1		42	20	K7	32	L7	-
	MAD06_1		43	21	Н6	33	K7	-
	MAD07_1		44	22	J7	34	J7	-
	MAD08_1		45	23	K8	35	K8	-
	MAD09_1		53	31	J10	43	J10	-
	MAD10_1		54	32	Ј8	44	Ј8	-
	MAD11_1		55	33	H10	45	H10	-
	MAD12_1	1	56	34	Н9	46	Н9	-
	MAD13_1	bus	57	35	H7	47	G10	-
	MAD14_1		58	36	G10	48	G9	-
	MAD15_1		59	37	G9	49	F10	-
	MAD16_1		63	41	G8	53	F9	-
	MAD17_1		64	42	F10	54	E11	-
	MAD18_1		65	43	F9	55	E10	-
	MAD19_1		66	44	E11	56	E9	-
	MAD20_1		67	45	E10	-	-	-
	MAD21_1		68	46	F8	_	i	_
	MAD22_1 MAD23_1		69	47	E9	-	ı	_
			70	48	D11	-	-	-
	MAD24_1		74	52	C10	60	C10	-



					Pin	No		
Pin function	Pin name	Function description	LQFP- 100	QFP- 100	BGA- 112	LQFP- 80	BGA- 96	LQFP/ QFN- 64
External	MCSX0_1		88	66	A6	68	C7	-
Bus	MCSX1_1		87	65	D7	67	C8	-
	MCSX2_1		86	64	C7	-	ı	-
	MCSX3_1	External bus interface chip	85	63	В7	-	ı	-
	MCSX4_1	select output pin	83	61	D9	-	-	-
	MCSX5_1		82	60	C8	-	ı	-
	MCSX6_1		79	57	B11	63	B11	-
	MCSX7_1		77	55	A9	61	A10	-
	MDQM0_1	External bus interface byte	90	68	C6	70	В6	-
	MDQM1_1	mask signal output pin	91	69	A5	71	C6	-
	MOEX_1	External bus interface read enable signal for SRAM	94	72	C5	74	C5	-
	MWEX_1	External bus interface write enable signal for SRAM	93	71	D6	73	В5	-
	MADATA00_1		2	80	C1	2	C1	-
	MADATA01_1		3	81	C2	3	C2	-
	MADATA02_1		4	82	В3	4	В3	-
	MADATA03_1		3 81 C2 3 C2	-				
	MADATA04_1	<b>=</b>	6	84	D2	6	D2	-
	MADATA05_1		7	85	D3	7	D3	-
	MADATA06_1		8	86	D5	8	E1	-
	MADATA07_1	E annully characters less to a	9	87	E1	9	E2	-
	MADATA08_1	External bus interface data bus	10	88	E2	10	E3	-
	MADATA09_1		11	89	E3	11	G1	-
	MADATA10_1		12	90	E4	12	G2	-
	MADATA11_1		13	91	F1	-	-	-
	MADATA12_1		14	92	F2	-	-	-
	MADATA13_1		15	93	F3	-	-	-
	MADATA14_1		16	94	G1	-	-	-
	MADATA15_1		17	95	G2	-	-	-
	MALE_1	Address Latch enable signal for multiplex	89	67	В6	69	В7	-
	MRDY_1	External bus RDY input signal	96	74	C4	76	C4	-
	MCLKOUT_1	External bus clock output pin	84	62	A7	66	A8	-

					Pin	No		
Pin function	Pin name	Function description	LQFP- 100	QFP- 100	BGA- 112	LQFP- 80	BGA- 96	LQFP/ QFN- 64
External	INT00_0	E	2	80	C1	2	C1	2
Interrupt	INT00_1	External interrupt request 00 input pin	82	60	C8	-	-	-
	INT00_2	input pin	87	65	D7	67	C8	54
	INT01_0	External interrupt request 01	3	81	C2	3	C2	3
	INT01_1	input pin	83	61	D9	-	-	-
	INT02_0	External interrupt request 02	4	82	В3	4	В3	4
	INT02_1	input pin	53	31	J10	43	J10	35
	INT03_0	External interrupt request 02	93	71	D6	73	B5	-
	INT03_1	External interrupt request 03 input pin	56	34	Н9	46	Н9	38
	INT03_2	input pin	9	87	E1	9	E2	5
	INT04_0	External interrupt request 04	12	90	E4	12	G2	8
	INT04_1	External interrupt request 04 input pin	59	37	G9	49	F10	40
	INT04_2	input pin	10	88	E2	10	E3	6
	INT05_0	External interrupt request 05	74	52	C10	60	C10	-
	INT05_1	input pin	65	43	F9	55	E10	-
	INT05_2	input pin	11	89	E3	11	G1	7
	INT06_1	External interrupt request 06	73	51	C11	59	C11	48
	INT06_2	input pin	45	23	K8	35	K8	27
	INT07_2	External interrupt request 07 input pin	5	83	D1	5	D1	-
	INT08_1	External interrupt request 08	14	92	F2	-	-	-
	INT08_2	input pin	8	86	D5	8	E1	-
	INT09_1	External interrupt request 09 input pin	15	93	F3	-	-	-
	INT10_1	External interrupt request 10 input pin	16	94	G1	-	-	-
	INT11_1	External interrupt request 11 input pin	17	95	G2	-	-	-
	INT12_1	External interrupt request 12 input pin	27	5	J4	-	-	-
	INT13_1	External interrupt request 13 input pin	28	6	L5	-	-	-
	INT14_1	External interrupt request 14 input pin	39	17	K6	29	J5	-
	INT15_1	External interrupt request 15 input pin	96	74	C4	76	C4	60
	NMIX	Non-Maskable Interrupt input pin	92	70	B5	72	A6	57

					Pin	No		
Pin	Pin name	Function description	LQFP-	QFP-	BGA-	LQFP-	BGA-	LQFP/
function	- III II III III	i unotion decemption	100	100	112	80	BGA- 96  A10  B9  B11  A9  B8	QFN-
CDIO	Doo						A 10	64
GPIO	P00		77	55	A9	61		49
	P01		78	56	B9	62		50
	P02		79	57	B11	63		51
	P03		80	58	A8	64		52
	P04		81	59	B8	65	В8	53
	P05		82	60	C8	-	-	-
	P06		83	61	D9	-		-
	P07	General-purpose I/O port 0	84	62	A7	66		-
	P08		85	63	B7	-		-
	P09	Function description  General-purpose I/O port 0  General-purpose I/O port 1  General-purpose I/O port 2	86	64	C7	-		-
	P0A		87	65	D7	67		54
	POB		88	66	A6	68		55
	POC		89	67	В6	69		56
	P0D		90	68	C6	70		-
	P0E		91	69	A5	71		-
	P0F		92	70	B5	72		57
	P10		52	30	J11	42		34
	P11		53	31	J10	43		35
	P12		54	32	J8	44		36
	P13		55	33	H10	45		37
	P14		56	34	Н9	46		38
	P15		57	35	H7	47		39
	P16		58	36	G10	48	G9	-
	P17	Ganaral nurnosa I/O nort 1	59	37	G9	49		40
	P18	General-purpose 1/O port 1	63	41	G8	53		44
	P19		64	42	F10	54	E11	45
	P1A		65	43	F9	55	E10	-
	P1B		66	44	E11	56	E9	-
	P1C		67	45	E10	-	-	-
	P1D		68	46	F8	-	-	-
	P1E	Ganaral purposa I/O port 2	69	47	E9	-	_	-
	P1F		70	48	D11	-	-	-
	P20		74	52	C10	60	C10	-
	P21		73	51	C11	59	C11	48
	P22	General-purpose I/O port 2	72	50	E8	58	D9	47
	P23		71	49	D10	57	D10	46

					Pin	No		
Pin	Pin name	Function description	I OED	QFP-	BGA-	LQFP-	BGA-	LQFP/
function	Fill Haille	i dilettori description		100	112	80	96	QFN-
								64
GPIO	P30			87	E1	9	E2	5
	P31	General-purpose I/O port 3  General-purpose I/O port 4  General-purpose I/O port 4  General-purpose I/O port 5  General-purpose I/O port 5  General-purpose I/O port 5  General-purpose I/O port 5  General-purpose I/O port 6  General-purpose I/O port 8  General-purpose I/O port 8  General-purpose I/O port 8  General-purpose I/O port 8	88	E2	10	E3	6	
	P32			89	E3	11	G1	7
	P33		12	90	E4	12	G2	8
	P34			91	F1	-	-	-
	P35			92	F2	-	-	-
	P36		15	93	F3	-	-	-
	P37	General-nurnose I/O nort 3		94	G1	-	-	-
	P38	General purpose 1/0 port 5	17	95	G2	-	-	-
	P39		18	96	F4	13	G3	9
	P3A		19	97	G3	14	H1	10
	P3B			98	H1	15	H2	11
	P3C		21	99	H2	16	Н3	12
	P3D		22	100	G4	17	J1	13
	P3E				Н3	18	J2	14
	P3F		24	2	J2	19	J4	15
	P40		27	5	J4	-	-	-
	P41		28	6	L5	-	-	-
	P42		29	7	K5	-	-	-
	P43		30	8	J5	-	-	-
	P44		31	9	H5	21	L5	-
	P45		32	10	L6	22	K5	-
	P46		36	14	L3	26	L3	19
	P47	General-purpose I/O port 4	37	15	K3	27	K3	20
	P48		39	17	K6	29	J5	-
	P49		40	18	J6	30	K6	22
	P4A		41	19	L7	31	J6	23
	P4B		42	20	K7	32	L7	24
	P4C		43	21	Н6	33	K7	25
	P4D		44	22	J7	34	J7	26
	P4E		45	23	K8	35	K8	27
	P50		2	80	C1	2	C1	2
	P51		3	81	C2	3	C2	3
	P52		4	82	В3	4	В3	4
	P53	General-purpose I/O port 5	5	83	D1	5	D1	
	P54		6	84	D2	6	D2	
	P55		7	85	D3	7	D3	
	P56		8	86	D5	8	E1	_
	P60		96	74	C4	76	C4	60
	P61	Canaral numaca I/O nart (	95	73	B4	75	B4	59
	P62	General-purpose I/O port 6	94	72	C5	74	C5	58
	P63		93	71	D6	73	B5	_
	P80	Consess number 1/0 mart 9	98	76	A3	78	A3	62
	P81	General-purpose I/O port 8	99	77	A2	79	A2	63
	PE0		46	24	K9	36	K9	28
	PE2	General-purpose I/O port E	48	26	L9	38	L9	30
	PE3	]	49	27	L10	39	L10	31



					Pin	No		
Pin function	Pin name	Function description	LQFP- 100	QFP- 100	BGA- 112	LQFP- 80	BGA- 96	LQFP/ QFN- 64
Multi-	SIN0_0	Multi-function serial interface	73	51	C11	59	C11	48
function	SIN0_1	ch.0 input pin	56	34	Н9	46	Н9	-
Serial 0	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a	72	50	E8	58	D9	47
	SOT0_1 (SDA0_1)	UART/CSIO (operation modes 0 to 2) and as SDA0 when it is used in an I <sup>2</sup> C (operation mode 4).	57	35	Н7	47	G10	-
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a	71	49	D10	57	D10	46
	SCK0_1 (SCL0_1)	UART/CSIO (operation modes 0 to 2) and as SCL0 when it is used in an I <sup>2</sup> C (operation mode 4).	58	36	G10	48	G9	-
Multi- function	SIN1_1	Multi-function serial interface ch.1 input pin	53	31	J10	43	J10	35
Serial 1	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA1 when it is used in an I <sup>2</sup> C (operation mode 4).	54	32	Ј8	44	Ј8	36
	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL1 when it is used in an I <sup>2</sup> C (operation mode 4).	55	33	H10	45	H10	37

					Pin	No		
Pin function	Pin name	Function description	LQFP- 100	QFP- 100	BGA- 112	LQFP- 80	BGA- 96	LQFP/ QFN- 64
Multi- function	SIN2_2	Multi-function serial interface ch.2 input pin	59	37	G9	49	F10	40
Serial 2	SOT2_2 (SDA2_2)	Multi-function serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA2 when it is used in an I <sup>2</sup> C (operation mode 4).	63	41	G8	53	F9	44
	SCK2_2 (SCL2_2)	Multi-function serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL2 when it is used in an I <sup>2</sup> C (operation mode 4).	64	42	F10	54	E11	45
Multi-	SIN3_1	Multi-function serial interface	2	80	C1	2	C1	2
function	SIN3_2	ch.3 input pin	39	17	K6	29	J5	-
Serial 3	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a	3	81	C2	3	C2	3
	SOT3_2 (SDA3_2)	UART/CSIO (operation modes 0 to 2) and as SDA3 when it is used in an I <sup>2</sup> C (operation mode 4).	40	18	J6	30	K6	-
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a	4	82	В3	4	В3	4
	SCK3_2 (SCL3_2)	UART/CSIO (operation modes 0 to 2) and as SCL3 when it is used in an I <sup>2</sup> C (operation mode 4).	41	19	L7	31	J6	-

					Pin	No		
Pin function	Pin name	Function description	LQFP- 100	QFP- 100	BGA- 112	LQFP- 80	BGA- 96	LQFP/ QFN- 64
Multi-	SIN4_0	M 10 C and an arrival interest	87	65	D7	67	C8	54
function	SIN4_1	Multi-function serial interface ch.4 input pin	65	43	F9	55	E10	-
Serial	SIN4_2	Cit.4 input pin	82	60	C8	-	-	-
4	SOT4_0 (SDA4_0)	Multi-function serial interface ch.4 output pin. This pin operates as SOT4	88	66	A6	68	C7	55
	SOT4_1 (SDA4_1)	when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA4	66	44	E11	56	E9	-
	SOT4_2 (SDA4_2)	when it is used in an I <sup>2</sup> C (operation mode 4).	83	61	D9	-	-	-
	SCK4_0 (SCL4_0)	Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4	89	67	B6	69	В7	56
	SCK4_1 (SCL4_1)	when it is used in a  UART/CSIO (operation modes 0 to 2) and as SCL4 when it is used in an I <sup>2</sup> C (operation mode 4).	67	45	E10	-	-	-
	SCK4_2 (SCL4_2)		84	62	A7	-	-	-
	RTS4_0	26.10.6	90	68	C6	70	В6	-
	RTS4_1	Multi-function serial interface	69	47	E9	-	-	-
	RTS4_2	ch.4 RTS output pin	86	64	C7	-	-	-
	CTS4_0	26.10.6	91	69	A5	71	C6	-
	CTS4_1	Multi-function serial interface ch.4 CTS input pin	68	46	F8	-	-	-
	CTS4_2	Cii.4 C13 input piii	85	63	В7	-	-	-
Multi-	SIN5_0	Multi-function serial interface	96	74	C4	76	C4	60
function	SIN5_2	ch.5 input pin	15	93	F3	-	-	-
Serial 5	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a	95	73	B4	75	B4	59
	SOT5_2 (SDA5_2)	UART/CSIO (operation modes 0 to 2) and as SDA5 when it is used in an I <sup>2</sup> C (operation mode 4).	16	94	G1	-	-	-
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL5 when it is used in an I <sup>2</sup> C (operation mode 4).	94	72	C5	74	C5	58
	SCK5_2 (SCL5_2)		17	95	G2	-	-	-

					Pin	No		
Pin function	Pin name	Function description	LQFP- 100	QFP- 100	BGA- 112	LQFP- 80	BGA- 96	LQFP/ QFN- 64
Multi-	SIN6_0	Multi-function serial interface	5	83	D1	5	D1	-
function	SIN6_1	ch.6 input pin	12	90	E4	12	G2	8
Serial 6	SOT6_0 (SDA6_0)	Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a	6	84	D2	6	D2	-
	SOT6_1 (SDA6_1)	UART/CSIO (operation modes 0 to 2) and as SDA6 when it is used in an I <sup>2</sup> C (operation mode 4).	11	89	E3	11	G1	7
	SCK6_0 (SCL6_0)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6	7	85	D3	7	D3	-
	when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL6 when it is used in an I <sup>2</sup> C (operation mode 4).		10	88	E2	10	E3	6
Multi- function	SIN7_1	Multi-function serial interface ch.7 input pin	45	23	K8	35	K8	27
Serial 7	rial Multi-function serial interface		44	22	J7	34	Ј7	26
			43	21	Н6	33	K7	25


					Pin	No		
Pin function	Pin name	Function description	LQFP- 100	QFP- 100	BGA- 112	LQFP- 80	BGA- 96	LQFP/ QFN- 64
USB	UDM0	USB function/host D – pin	98	76	A3	78	A3	62
	UDP0	USB function/host D + pin	99	77	A2	79	A2	63
	UHCONX	USB external pull-up control pin	95	73	B4	75	B4	59
Real-time	RTCCO_0	0.5 seconds pulse output pin	92	70	B5	72	A6	57
clock	RTCCO_1	of Real-time clock	55	33	H10	45	H10	37
	RTCCO_2		19	97	G3	14	H1	10
	SUBOUT_0		92	70	B5	72	A6	57
	SUBOUT_1	Sub clock output pin	55	33	H10	45	H10	37
	SUBOUT_2		19	97	G3	14	H1	10
Low-Power Consumption	WKUP0	Deep standby mode return signal input pin 0	92	70	В5	72	A6	57
Mode	WKUP1	Deep standby mode return signal input pin 1	53	31	J10	43	J10	35
	WKUP2	Deep standby mode return signal input pin 2	73	51	C11	59	C11	48
	WKUP3	Deep standby mode return signal input pin 3	96	74	C4	76	C4	60
HDMI- CEC/ Remote	CEC0	HDMI-CEC/Remote Control Reception ch.0 input/output pin	43	21	Н6	33	K7	25
Control Reception	CEC1	HDMI-CEC/Remote Control Reception ch.1 input/output pin	96	74	C4	76	C4	60
LCDC	VV0		6	84	D2	6	D2	-
	VV1		5	83	D1	5	D1	-
	VV2	LCD drive power supply pin	4	82	В3	4	В3	-
	VV3		3	81	C2	3	C2	-
	VV4		2	80	C1	2	C1	2
	COM0		21	99	H2	16	Н3	12
	COM1		20	98	H1	15	H2	11
	COM2		19	97	G3	14	H1	10
	COM3 LCD common output pin		18	96	F4	13	G3	9
	COM4	202 common output pm	12	90	E4	12	G2	8
	COM5		11	89	E3	11	G1	7
	COM6		10	88	E2	10	E3	6
	COM7		9	87	E1	9	E2	5


					Pin	No		
Pin	Pin name	Function description	LQFP-	QFP-	BGA-	LQFP-	BGA-	LQFP/
function	1 III Haine	T dilottori decomption	100	100	112	80	96	QFN-
LCDC	arcon.							64
LCDC	SEG00		95	73	B4	75	B4	59
	SEG01		94	72	C5	74	C5	58
	SEG02		93	71	D6	73	B5	-
	SEG03		91	69	A5	71	C6	-
	SEG04 SEG05		90	68 64	C6 C7	70	В6	-
						-	-	-
	SEG06		85	63	B7	-	- A O	-
	SEG07		84	62	A7	66	A8	-
	SEG08			61	D9	-	-	-
	SEG09		82 74	60 52	C8 C10	- 60	- C10	-
	SEG10 SEG11		73	51	C10	60 50	C10 C11	48
			72	50	E8	59 58	D9	47
	SEG12 SEG13		71	49	D10	57	D10	46
	SEG13		69	47	E9	31	D10	40
	SEG15		68	46	F8	_	-	_
	SEG15		67	45	E10	_		_
	SEG17		66	44	E10	56	E9	_
	SEG17		65	43	F9	55	E10	_
	SEG19		64	42	F10	54	E11	45
	SEG20	LCD segment output pin	63	41	G8	53	F9	44
	SEG20		59	37	G9	49	F10	40
	SEG22		58	36	G10	48	G9	-
	SEG23		57	35	H7	47	G10	39
	SEG24		56	34	H9	46	H9	38
	SEG25		55	33	H10	45	H10	37
	SEG26		54	32	J8	44	J8	36
	SEG27		53	31	J10	43	J10	35
	SEG28		52	30	J11	42	J11	34
	SEG29		42	20	K7	32	L7	24
	SEG30		41	19	L7	31	J6	23
	SEG31		40	18	J6	30	K6	22
	SEG32		39	17	K6	29	J5	-
	SEG33		32	10	L6	22	K5	_
	SEG34		31	9	H5	21	L5	_
	SEG35		24	2	J2	19	J4	15
	SEG36		23	1	Н3	18	J2	14
	SEG37		22	100	G4	17	J1	13
	SEG38		8	86	D5	8	E1	-
	SEG39		7	85	D3	7	D3	-

					Pin N	No.		
Pin function	Pin name	Function description	LQFP- 100	QFP- 100	BGA- 112	LQFP- 80	BGA- 96	LQFP/ QFN- 64
RESET	INITX	External Reset Input pin. A reset is valid when INITX="L".	38	16	K4	28	K4	21
Mode	MD0	Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input.	47	25	L8	37	L8	29
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input.	46	24	K9	36	K9	28
POWER			1	79	B1	1	B1	1
			26	4	J1	-	-	-
	VCC	Power supply Pin	35	13	K1	25	K1	18
	VCC	1 Ower suppry 1 m	51	29	K11	41	K11	33
			76	54	A10	-	-	-
			97	75	A4	77	A4	61
GND			-	-	-	-	F1	-
			-	-	-	-	F2	-
			-	-	-	-	F3	-
			-	-	B2	-	B2	-
			25	3	L1	20	L1	16
			-	-	K2	-	K2	-
			-	-	J3	-	J3	-
			-	-	H4	-	-	-
			-	-	-	-	L6	-
			34	12	L4	24	L4	-
			50	28	L11	40	L11	32
	VSS	GND Pin	-	-	K10	-	K10	-
	vaa	GIAD FIII	-	-	J9		J9	
			-	-	Н8	-	-	-
			-	-	B10	-	B10	-
			-	-	C9	-	C9	-
			-	-	-	-	D11	-
			75	53	A11	-	A11	-
			-	-	D8	-	-	-
			-	-	-	-	A7	-
			-	-	D4	-	-	-
		-	-	C3	-	C3	-	
			-	-	-	-	A5	-
			100	78	A1	80	A1	64


					Pin	No		
Pin function	Pin name	Function description	LQFP- 100	QFP- 100	BGA- 112	LQFP- 80	BGA- 96	LQFP/ QFN- 64
CLOCK	X0	Main clock (oscillation) input pin	48	26	L9	38	L9	30
	X0A	Sub clock (oscillation) input pin	36	14	L3	26	L3	19
	X1	Main clock (oscillation) I/O pin	49	27	L10	39	L10	31
	X1A	Sub clock (oscillation) I/O pin	37	15	K3	27	K3	20
	CROUT_0	Built-in high-speed CR-osc	74	52	C10	60	C10	-
	CROUT_1	clock output port	92	70	B5	72	A6	57
ADC POWER	AVCC	A/D converter analog power supply pin	60	38	H11	50	H11	41
	AVRH	A/D converter analog reference voltage input pin	61	39	F11	51	F11	42
ADC GND	AVSS	A/D converter GND pin	62	40	G11	52	G11	43
C pin	С	Power supply stabilization capacity pin	33	11	L2	23	L2	17


# ■ I/O CIRCUIT TYPE

















### **■ HANDLING PRECAUTIONS**

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

# 1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

# · Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

# · Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

# · Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

### (1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

### (2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

### (3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

### · Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-2Ea

FUĴĪTSU

DS706-00034-2v0-E

### · Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

### Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

### Precautions Related to Usage of Devices

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

# 2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

### · Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

## Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

#### WIDJAD4UNA JUHUS

### · Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

### Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

  When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125°C/24 h

# Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1  $M\Omega$ ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



r1.0

### 3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

### (1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

# (2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

### (3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

# (4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

# (5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://edevice.fujitsu.com/fj/handling-e.pdf

#### WIDJAD4UNA JUHUS

# **■ HANDLING DEVICES**

# Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately  $0.1~\mu F$  be connected as a bypass capacitor between each Power supply pin and GND pin near this device.

### Stabilizing supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed  $0.1 \text{ V/}\mu\text{s}$  when there is a momentary fluctuation on switching the power supply.

### Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

# Sub crystal oscillator

This series sub oscillator circuit is low gain to keep the low current consumption.

The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

· Surface mount type

Size : More than  $3.2mm \times 1.5mm$ Load capacitance : Approximately 6pF to 7pF

Lead type

Load capacitance: Approximately 6pF to 7pF




52

### Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.




# Handling when using Multi-function serial pin as I<sup>2</sup>C pin If it is using the multi-function serial pin as I<sup>2</sup>C pins. But then

If it is using the multi-function serial pin as  $I^2C$  pins, P-ch transistor of digital output is always disabled. However,  $I^2C$  pins need to keep the electrical characteristic like other pins and not to connect to the external  $I^2C$  bus system with power OFF.

### • C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor  $(C_S)$  for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about  $4.7\mu F$  would be recommended for this series.



# Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

#### VIDJAD4UNA JUHUS

### Notes on power-on

Turn power on/off in the following order or at the same time. If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on :  $VCC \rightarrow AVCC \rightarrow AVRH$ 

Turning off:  $AVRH \rightarrow AVCC \rightarrow VCC$ 

### Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

# Differences in features among the products with different memory sizes and between Flash memory products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.


If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

# Pull-Up function of 5V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5V tolerant I/O.



# ■ BLOCK DIAGRAM



- \*1: For the MB9AFB41LA/MA, MB9AFB42LA/MA, and MB9AFB44LA/MA, ETM is not available.
- \*2: For the MB9AFB41LA, MB9AFB42LA and MB9AFB44LA, the External Bus Interface is not available. And the Multi-function Serial Interface does not support hardware flow control in these products.

# ■ MEMORY SIZE

See " • Memory size" in "■PRODUCT LINEUP" to confirm the memory size.

DS706-00034-2v0-E **FUJITSU** 55

# ■ MEMORY MAP

					Б
				0.4455 5555	Peripherals Area
			<u></u>	0x41FF_FFFF	
			;		
			;		
			į		
			į		Reserved
	0xFFFF_FFFF		<b>,</b>		
	0,1111_11111	Reserved			
	0xE010_0000	reserved			
	0,2010_0000	Cortex-M3 Private	† ;	0x4006_1000	
	0xE000_0000	Peripherals	į į	0x4006_0000	DMAC
			1 !	0x4005_0000	Reserved
			;	0x4004_0000	USB ch.0
			;	0x4003_F000	EXT-bus I/F
		External Device		0x4003_C000	Reserved
		Area	1	0x4003_B000	RTC
			;	0x4003_A000	Watch Counter
			į į	0x4003_9000	CRC
			ļ	0x4003_8000	MFS
	0x6000_0000		<b> </b>	0x4003_7000	Reserved USB Clock Ctrl
		Reserved		0x4003_6000 0x4003_5000	LVD/DS mode
	0x4400_0000	Neserveu		0x4003_5000	HDMI-CEC/
	0,4400_0000	32Mbytes	1 /	0x4003 4000	Remote Control Receiv
	0x4200_0000	Bit band alias	į	0x4003_3000	GPIO
		Davish souls	]'	0x4003_2000	LCDC
	0x4000_0000	Peripherals		0x4003_1000	Int-Req.Read
			<b></b> \	0x4003_0000	EXTI
		Reserved	<u> </u>	0x4002_F000	Reserved
	0x2400_0000	22111	<u> </u>	0x4002_E000	CR Trim
		32Mbytes Bit band alias	1		Reserved
	0x2200_0000	DIL Danu alias		0x4002_8000	A /DC
		Reserved	<u> </u>	0x4002_7000	A/DC
		Reserved	1	0x4002_6000	Reserved
	0x2008_0000	SRAM1	<b>-</b>	0x4002_5000	Base Timer
	0x2000_0000 0x1FFF_0000	SRAM0	-		
	0x0020_8000	Reserved	┪ \		
	0x0020_0000 0x0020_0000	Flash(Work area)	<b>1</b>		Reserved
See the next page	0x0010_4000	Reserved	<b>1</b> \		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
'■Memory Map (2)"	0x0010_4000 0x0010_0000	Security/CR Trim	1 \		
for the memory size			1 \	0x4001_6000	
details.			1	0x4001_5000	Dual Timer
		Flash(Main area)	į		Reserved
		· ····································	]	0x4001_3000	
				0x4001_2000	SW WDT
	0x0000_0000		]	0x4001_1000	HW WDT
			1	0x4001_0000	Clock/Reset
			1	0x4000_1000	Reserved
			; ! ! _	0x4000_1000 0x4000_0000	Flash I/F
				2300_0000	

Memory Map (2)

M	B9AFB44LA/MA/NA	ME	39AFB42LA/MA/NA	MI	B9AFB41LA/MA/NA
0x2008_0000	Reserved	0x2008_0000	Reserved	0x2008_0000	Reserved
0x2000_4000		- 1			
0x2000_0000	SRAM1 16Kbytes	0x2000_2000 0x2000_0000	SRAM1 8Kbytes	0x2000_2000 0x2000_0000	SRAM1 8Kbytes
0x1FFF_C000	SRAM0 16Kbytes	0x1FFF_E000	SRAM0 8Kbytes	0x1FFF_E000	SRAM0 8Kbytes
0.000	Reserved		Reserved		Reserved
0x0020_8000	Flash(Work area)	0x0020_8000	Flash(Work area)	0x0020_8000	Flash(Work area)
0x0020_0000	32Kbytes	0x0020_0000	32Kbytes	0x0020_0000	32Kbytes
	Reserved	- 1	Reserved		Reserved
0x0010_4000		0x0010_4000		0x0010_4000	
0x0010_2000	CR trimming Security	0x0010_2000	CR trimming Security	0x0010_2000	CR trimming Security
0x0010_0000	occum,	0x0010_0000		0x0010_0000	cooming
0x0004_0000	Reserved		Reserved		Reserved
	Flash(Main area) 256Kbytes	0x0002_0000	Flash(Main area) 128Kbytes	0x0001_0000	Flash(Main area)
0x0000_0000		0x0000_0000	,,	0x0000_0000	64Kbytes

Refer to the programming manual for the detail of Flash main area.

<sup>•</sup>MB9AB40N/A40N/340N/140N/150R,MB9B520M/320M/120M Series Flash Programming Manual

#### WIDJAD4UNA JUHUS

Peripheral Address Map

Peripheral Add	ress iviap	1	
Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	AHB	Flash memory I/F register
0x4000_1000	0x4000_FFFF	АПБ	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF	APB0	Software Watchdog timer
0x4001_3000	0x4001_4FFF	Arbu	Reserved
0x4001_5000	0x4001_5FFF		Dual Timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_4FFF		Reserved
0x4002_5000	0x4002_5FFF		Base Timer
0x4002_6000	0x4002_6FFF		Reserved
0x4002_7000	0x4002_7FFF	APB1	A/D Converter
0x4002_8000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Built-in CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt
0x4003_1000	0x4003_1FFF		Interrupt source check register
0x4003_2000	0x4003_2FFF		LCDC
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		HDMI-CEC/Remote control Receiver
0x4003_5000	0x4003_57FF		Low-Voltage Detector
0x4003_5800	0x4003_5FFF		Deep standby mode Controller
0x4003_6000	0x4003_6FFF	APB2	USB clock generator
0x4003_7000	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function serial
0x4003_9000	0x4003_9FFF		CRC
0x4003_A000	0x4003_AFFF		Watch Counter
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_EFFF		Reserved
0x4003_F000	0x4003_FFFF		External Memory interface
0x4004_0000	0x4004_FFFF		USB ch.0
0x4005_0000	0x4005_FFFF	AHB	Reserved
0x4006_0000	0x4006_0FFF	АПВ	DMAC register
0x4006_1000	0x41FF_FFFF		Reserved

# ■ PIN STATUS IN EACH CPU STATE

The terms used for pin status have the following meanings.

### • INITX=0

This is the period when the INITX pin is the "L" level.

#### • INITX=1

This is the period when the INITX pin is the "H" level.

### • SPL=0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to "0".

### • SPL=1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to "1".

### · Input enabled

Indicates that the input function can be used.

# • Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

# · Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

### · Setting disabled

Indicates that the setting is disabled.

### · Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

# · Analog input is enabled

Indicates that the analog input is enabled.

### · Trace output

Indicates that the trace function can be used.

### · GPIO selected

In Deep standby mode, pins switch to the general-purpose I/O port.

# List of Pin Status

					1					
Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, lode, or lode state	RTC mod standby S	standby e or Deep TOP mode ate	Return from Deep standby mode state
Pin		Power supply unstable	'	oply stable	Power supply stable		oply stable	Power sup	. ,	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INIT.	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z/ Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
A	Main crystal oscillator input pin/ External main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
В	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
J	Main crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops* <sup>1</sup> , Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops* <sup>1</sup> , Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops* <sup>1</sup> , Hi-Z / Internal input fixed at "0"			
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
Е	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	GPIO selected	Hi-Z / Input enabled	GPIO selected

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, ode, or ode state	RTC mod standby S sta	TOP mode ate	Return from Deep standby mode state
<u> </u>		supply unstable	Power sup	oply stable	supply stable INITX = 1	Power sup	oply stable  X = 1	Power sup	. ,	supply stable INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
F	Sub crystal oscillator input pin / External sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
G	External sub clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z/ Internal input fixed at "0"	Maintain previous state
	Sub crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state/When oscillation stops*², Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*², Hi-Z / Internal input fixed at "0"	Maintain previous state/When oscillation stops*², Hi-Z/ Internal input fixed at "0"	Maintain previous state/When oscillation stops*², Hi-Z/ Internal input fixed at "0"	Maintain previous state/When oscillation stops* <sup>2</sup> , Hi-Z/ Internal input fixed at "0"
	GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
н	USB I/O pin	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Hi-Z at trans- mission/ Input enabled/ Internal input fixed at "0" at reception	Hi-Z at trans- mission/ Input enabled/ Internal input fixed at "0" at reception	Hi-Z / Input enabled	Hi-Z / Input enabled	Hi-Z / Input enabled

DS706-00034-2v0-E



		1									
Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	Timer mode, RTC mode, or SLEEP mode state		Deep standby RTC mode or Deep standby STOP mode state		
Pin		Power supply unstable	Power sup	oply stable	Power supply stable	Power supply stable		Power supply stable		Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	INIT:	X = 1 SPL = 1	INIT	X = 1 SPL = 1	INITX = 1	
	NMIX selected	Setting disabled	Setting disabled	Setting disabled	Maintain	Maintain	Maintain previous state	WKUP	Hi-Z/	CDIO	
I	Resource other than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	previous state	previous state	Hi-Z / Internal input fixed at "0"	input enabled	WKUP input enabled	GPIO selected	
	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain	Maintain	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	
J	GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous state	previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected	
K	Resource selected  GPIO selected	. Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected	
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO	Hi-Z/		
L	Resource other than above selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	selected Internal input fixed at "0"	Internal input fixed at "0"	GPIO selected	
	selected						at "0"				
М	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	
	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected	

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state Power supply	RTC m SLEEP m	mer mode, C mode, or P mode state  C mode state  Deep standby RTC mode or Deep standby STOP mod state		e or Deep TOP mode ate	Return from Deep standby mode state Power supply
		unstable -	INITX = 0	INITX = 1	stable INITX = 1	INIT	X = 1	INIT	X = 1	stable INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled				
N	External interrupt enabled selected						Maintain previous state	GPIO	Hi-Z/	GPIO
	Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain Maintain previous state state	•	Hi-Z / inpu	selected Internal input fixed at "0"	Internal input fixed at "0"	selected Internal input fixed at "0"
	GPIO selected						at "0"			
	Trace selected	Setting disabled	Setting disabled	Setting disabled			Trace output	GPIO		GPIO
О	Resource other than above selected		Hi-Z / Internal	Hi-Z / Internal	Maintain previous state	Maintain previous state	Hi-Z / Internal	selected Internal input fixed	Hi-Z / Internal input fixed at "0"	selected Internal input fixed
	GPIO selected	Hi-Z	input fixed at "0"	input fixed at "0"			input fixed at "0"	at "0"	at 0	at "0"
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled				
P	Trace selected						Trace output	GPIO	h: 2 /	GPIO
	Resource other than above selected GPIO	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	selected Internal input fixed at "0"
	selected						at "0"			

DS706-00034-2v0-E



Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC mode, or		Deep standby RTC mode or Deep standby STOP mode state		Return from Deep standby mode state
] Fig		Power supply unstable	'	oply stable	Power supply stable	Power supply stable		Power supply stable		Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
Q	Trace selected  External interrupt enabled selected  Resource other	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Trace output  Maintain previous state	GPIO selected Internal input fixed	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed
	than above selected GPIO selected						Hi-Z / Internal input fixed at "0"	at "0"		at "0"
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
R	WKUP enabled  External interrupt enabled selected  Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state Hi-Z / Internal	WKUP input enabled  GPIO selected Internal input fixed	Hi-Z / WKUP input enabled  Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"
	GPIO selected	Setting	Setting	Setting	Maintain previous	Maintain previous	input fixed at "0" Maintain previous	at "0"  Maintain previous	Maintain previous	Maintain previous
S	enabled  Resource other than above selected  GPIO selected	disabled Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	state  Hi-Z / Internal input fixed at "0"	state GPIO selected Internal input fixed at "0"	state  Hi-Z / Internal input fixed at "0"	State  GPIO selected

Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC mode, or		Deep standby RTC mode or Deep standby STOP mode state		Return from Deep standby mode state
Pi		supply unstable	·	oply stable	supply stable	·	Power supply stable		Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	INITX = 1 SPL = 0   SPL = 1		X = 1 SPL = 1	INITX = 1
					Maintain	Maintain	Maintain	SPL = 0 Maintain	Maintain	Maintain
	CEC	Setting	Setting	Setting	previous	previous	previous	previous	previous	previous
	enabled	disabled	disabled	disabled		state	state	state	state	state
Т	WKUP enabled External interrupt enabled selected	Setting disabled	Setting disabled	oled disabled		Maintain	Maintain previous state	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO
	Resource other than above selected  GPIO selected	· Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	previous state	previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	selected
U	resource selected GPIO selected	Hi-Z	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO	11: 7 /	GPIO
V	Resource other than above selected GPIO selected	· Hi-Z	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	selected Internal input fixed at "0"
W	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled
	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal	GPIO selected Internal input fixed at "0"
X	resource selected GPIO	Hi-Z	Hi-Z / Internal input fixed	Hi-Z / Internal input fixed	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	GPIO selected Internal input fixed	Hi-Z / Internal input fixed	Hi-Z / Internal input fixed at "0"
	selected		at "0"	at "0"	state	state	at "0"	at "0"	at "0"	made at U

DS706-00034-2v0-E



status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	imer mode, FC mode, or EP mode state  Deep standt RTC mode or I standby STOP i state		e or Deep TOP mode	Return from Deep standby mode state
Pin		Power supply unstable	Power supply stable		Power supply stable	Power supply stable		Power supply stable		Power supply stable
		-		INITX = 1	INITX = 1	INIT	INITX = 1		INITX = 1	
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	INITX = 1
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO	Hi-Z /	
Y	Resource other than above selected GPIO selected	Hi-Z	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	selected Internal input fixed at "0"	Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"

<sup>\*1 :</sup> Oscillation is stopped at Sub timer mode, Low-speed CR timer mode, RTC mode, STOP mode, Deep standby RTC mode, and Deep standby STOP mode.



<sup>\*2 :</sup> Oscillation is stopped at STOP mode and Deep standby STOP mode.

# **■ ELECTRICAL CHARACTERISTICS**

# 1. Absolute Maximum Ratings

D	0	Ra	ting	1.121	Damada
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1, *2	$V_{CC}$	V <sub>SS</sub> - 0.5	$V_{SS} + 4.6$	V	
Analog power supply voltage*1, *3	$AV_{CC}$	V <sub>SS</sub> - 0.5	$V_{SS} + 4.6$	V	
Analog reference voltage*1, *3	AVRH	V <sub>SS</sub> - 0.5	$V_{SS} + 4.6$	V	
LCD input voltage *1, *3	VV0 to VV4	V <sub>SS</sub> - 0.5	$V_{SS} + 4.6$	V	
Input voltage*1	$V_{\rm I}$	V <sub>SS</sub> - 0.5	$V_{CC} + 0.5$ ( $\leq 4.6V$ )	V	
		$V_{SS}$ - $0.5$	$V_{SS} + 6.5$	V	5V tolerant
Analog pin input voltage*1	$V_{IA}$	V <sub>SS</sub> - 0.5	$AV_{CC} + 0.5$ $(\leq 4.6V)$	V	
Output voltage*1	Vo	V <sub>SS</sub> - 0.5	$V_{CC} + 0.5$ ( $\leq 4.6V$ )	V	
			10	mA	
"L" level maximum output current*4	$I_{OL}$	-	39	mA	P81/UDP0, P80/UDM0 pins
	I <sub>OLAV</sub>		4	mA	
"L" level average output current*5		-	10.5	mA	*7
			27	mA	*8
"L" level total maximum output current	$\sum I_{OL}$		100	mA	
"L" level total average output current*6	$\sum I_{OLAV}$		50	mA	
			- 10	mA	
"H" level maximum output current*4	$I_{OH}$	=	39	mA	P81/UDP0 , P80/UDM0 pins
			- 4	mA	
"H" level average output current*5	$I_{OHAV}$	-	12	mA	*7
			27	mA	*8
"H" level total maximum output current	$\sum I_{OH}$	=	- 100	mA	
"H" level total average output current*6	$\sum I_{OHAV}$	-	- 50	mA	
Power consumption	$P_{\mathrm{D}}$	-	300	mW	
Storage temperature	$T_{STG}$	- 55	+ 150	°C	

<sup>\*1 :</sup> These parameters are based on the condition that  $V_{SS} = AV_{SS} = 0V$ .

### <WARNING>

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.

Do not exceed any of these ratings.



<sup>\*2 :</sup>  $V_{CC}$  must not drop below  $V_{SS}$  - 0.5V.

<sup>\*3:</sup> Ensure that the voltage does not to exceed  $V_{\rm CC} + 0.5$  V, for example, when the power is turned on.

<sup>\*4:</sup> The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

<sup>\*5:</sup> The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

<sup>\*6:</sup> The total average output current is defined as the average current value flowing through all of corresponding pins for a 100ms.

<sup>\*7:</sup> When P81/UDP0 and P80/UDM0 pins are used as GPIO (P81, P80).

<sup>\*8:</sup> When P81/UDP0 and P80/UDM0 pins are used as USB (UDP0, UDM0).

# 2. Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0.0V)$ 

Parameter	Symbol	Conditions	Va	lue	Unit	Remarks	
Falametei	Symbol	Conditions	Min	Max	Offic	INCITIALING	
			1.65	3.6		*1, *4	
Power supply voltage	$V_{CC}$	-	3.0 3.6		V	*2	
			2.2	3.6		*1, *3	
LCD input voltage	$V_{VV4}$	-	2.2	$V_{CC}$	V		
Analog power supply voltage	$AV_{CC}$	=	1.65	3.6	V	$AV_{CC} = V_{CC}$	
Analog reference voltage	AVRH		2.7	$AV_{CC}$	V	$AV_{CC} \ge 2.7V$	
Allalog leference voltage	АУКП	-	$AV_{CC}$	$AV_{CC}$	V	$AV_{CC} < 2.7V$	
Smoothing capacitor	$C_{S}$		1	10	μF	For Regulator*5	
Operating temperature	Ta	-	- 40	+ 85	°C		

<sup>\*1:</sup> When P81/UDP0 and P80/UDM0 pins are used as GPIO (P81, P80).

# <WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.



<sup>\*2:</sup> When P81/UDP0 and P80/UDM0 pins are used as USB (UDP0, UDM0).

<sup>\*3:</sup> When LCD Controller is used.

<sup>\*4:</sup> When LCD Controller is not used.

<sup>\*5 :</sup> See "• C Pin" in "■ HANDLING DEVICES" for the connection of the smoothing capacitor.

# 3. DC Characteristics

(1) Current rating

 $(V_{CC} = AV_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$ 

Douglass	Cumbal	Pin			Value			Demonto
Parameter	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks
			Normal operation	-	15.5	21	mA	CPU: 40 MHz, Peripheral: 40 MHz *1
			(PLL)	-	8.7	12	mA	CPU: 40 MHz, Peripheral: the clock stops NOP operation *1
	$I_{CC}$		Normal operation (built-in high-speed CR)	-	1.8	2.9	mA	CPU/ Peripheral : 4 MHz* <sup>2</sup> *1
			Normal operation (sub oscillation)	ı	110	680	μΑ	CPU/ Peripheral : 32 kHz *1
			Normal operation (built-in low-speed CR)	-	125	700	μΑ	CPU/ Peripheral : 100 kHz *1
	I <sub>CCS</sub>		SLEEP operation (PLL)	ı	9	12.5	mA	Peripheral : 40 MHz *1
		VCC	SLEEP operation (built-in high-speed CR)	-	0.8	1.6	mA	Peripheral : 4 MHz* <sup>2</sup>
Power supply			SLEEP operation (sub oscillation)	ı	96	670	μΑ	Peripheral : 32 kHz *1
current			SLEEP operation (built-in low-speed CR)	-	110	680	μΑ	Peripheral: 100 kHz *1
	ī			-	9	28	μΑ	Ta = + 25°C, When LVD is off *1
	$I_{CCH}$		STOP mode	-	-	270	μΑ	Ta = +85°C, When LVD is off *1
	$I_{CCT}$		TIMER mode	ı	12	35	mA	Ta = + 25°C, When LVD is off *1
			(sub oscillation)	-	-	330	mA	Ta = +85°C, When LVD is off *1
	Ican		RTC mode	-	9.8	29	μΑ	Ta = + 25°C, When LVD is off *1
	$I_{CCR}$		(sub oscillation)	-	-	280	μΑ	Ta = $+85^{\circ}$ C, When LVD is off *1

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Farameter	Syllibol	name	Conditions	Min	Тур	Max	Offic	Remarks	
					1.25	7	μΑ	Ta = + 25°C, When LVD is off, RAM hold off *1, *3	
	ī		Deep Standby		5.3	18	μΑ	Ta = + 25°C, When LVD is off, RAM hold on *1, *3	
Power supply current	$I_{CCHD}$			STOP mode			70	μΑ	Ta = +85°C, When LVD is off, RAM hold off *1, *3
				-	-	100	μΑ	Ta = +85°C, When LVD is off, RAM hold on *1, *3	
	${ m I_{CCRD}}$	VCC	Deep Standby RTC mode (sub oscillation)		1.9	9	μΑ	Ta = + 25°C, When LVD is off, RAM hold off *1, *3	
					5.9	20	μΑ	Ta = +25°C, When LVD is off, RAM hold on *1, *3	
						75	μΑ	Ta = +85°C, When LVD is off, RAM hold off *1, *3	
				-		105	μΑ	Ta = +85°C, When LVD is off, RAM hold on *1, *3	
Low-voltage detection	_			ı	0.13	0.3	μΑ	For occurrence of reset	
circuit (LVD) power supply current	I <sub>CCLVD</sub>		At operation	-	0.13	0.3	μΑ	For occurrence of interrupt	
Flash memory write/erase current	I <sub>CCFLASH</sub>		At Write/Erase	-	9.5	11.2	mA	*4	

<sup>\*1:</sup> When all ports are fixed.

<sup>\*2:</sup> When setting it to 4 MHz by trimming.

<sup>\*3:</sup> RAM hold setting is on-chip SRAM only.

<sup>\*4:</sup> The current at which to write or erase Flash memory, "I<sub>CCFLASH</sub>" is added to "I<sub>CC</sub>".

# (2) Pin Characteristics

	Т	<del></del>	$(V_{CC} = AV_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +$					
Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
	2,			Min	Тур	Max		
"H" level	V	CMOS hysteresis	$V_{CC} \ge 2.7 \text{ V}$	$V_{\rm CC} \times 0.8$	_	$V_{CC} + 0.3$	V	
input voltage		input pin, MD0, MD1	$V_{\rm CC}$ < 2.7 V	$V_{\rm CC} \times 0.7$		, (( ) 0.3	,	
(hysteresis input)	V <sub>IHS</sub>	5V tolerant	$V_{CC} \! \geq \! 2.7 \ V$	$V_{CC} \times 0.8$		$V_{SS} + 5.5$	V	
mput)		input pin	$V_{CC} < 2.7 \text{ V}$	$V_{CC} \times 0.7$	_	v <sub>SS</sub> + 3.3	v	
WY 11 1		CMOS hysteresis	$V_{CC} \ge 2.7 \ V$	V <sub>SS</sub> - 0.3	1	$V_{CC}\times 0.2$	V	
"L" level input voltage (hysteresis input)	<b>3</b> 7	input pin, MD0, MD1	$V_{\rm CC}$ < 2.7 V	V SS - 0.3	_	$V_{CC} \times 0.3$	v	
	V <sub>ILS</sub>	5V tolerant input pin	$V_{\rm CC} \ge 2.7~V$	V 02		$V_{CC} \times 0.2$		
input)			$V_{CC} < 2.7 \text{ V}$	V <sub>SS</sub> - 0.3	-	$V_{CC}\times 0.3$	V	
		44.:	$V_{CC} \ge 2.7 \text{ V},$ $I_{OH} = -4 \text{mA}$	V <sub>CC</sub> - 0.5		V	<b>T</b> 7	
"H" level		4mA type	$V_{CC}$ < 2.7 V, $I_{OH}$ = - 2mA	V <sub>CC</sub> - 0.45	_	$V_{CC}$	V	
output voltage	$V_{OH}$	The pin	$V_{CC} \ge 2.7 \text{ V},$					
		doubled as	$I_{OH} = -12mA$	V <sub>CC</sub> - 0.4	-	$V_{CC}$	V	
		USB I/O	$V_{CC} < 2.7 \text{ V},$ $I_{OH} = -6.5 \text{mA}$					
		4mA type	$V_{CC} \ge 2.7 \text{ V},$ $I_{OL} = 4\text{mA}$	<b>1</b> 7		0.4	V	
"L" level			$V_{CC} < 2.7 \text{ V},$ $I_{OL} = 2mA$	$V_{SS}$	-		V	
output voltage	V <sub>OL</sub>	The pin	$V_{CC} \ge 2.7 \text{ V},$ $I_{OL} = 10.5 \text{mA}$	***		0.1	**	
		doubled as USB I/O	$V_{\rm CC} < 2.7 \text{ V},$ $I_{\rm OL} = 5 \text{mA}$	$ m V_{SS}$	-	0.4	V	
Input leak current	$I_{IL}$	-	-	- 5	-	+ 5	μА	
Pull-up		D 11	$V_{CC} \ge 2.7 \text{ V}$	21	33	66	1.0	
resistor value	$R_{PU}$	Pull-up pin	$V_{\rm CC}$ < 2.7 V	-	-	134	kΩ	
Input capacitance	$C_{IN}$	Other than VCC, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	

# 4. LCD Characteristics

 $(V_{CC} = 2.2V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Pin	Conditions	2,2 , 10 0	Value			Rem
Farameter	Symbol	name	Conditions	Min	Тур	Max	Unit	arks
	$V_{VV0}$	VV0		0	-	$V_{VV4}\times 5\%$		
VV0 to VV3	$V_{VV1}$	VV1	When using	$V_{\rm VV4} \times 1/4$ -10%	-	$V_{VV4}\times 1/4\\+10\%$	V	
Output voltage (1/4 bias)	$V_{VV2}$	VV2	internal dividing resistor	$V_{VV4} \times 1/2 -10\%$	-	$V_{VV4} \times 1/2 \\ +10\%$		
	$V_{VV3}$	VV3		$V_{VV4} \times 3/4$ -10%	-	$V_{VV4} \times 3/4 \\ +10\%$		
	$V_{VV0}$	VV0		0	-	$V_{VV4} \times 5\%$		
VV0 to VV3	$V_{VV1}$	VV1	When using	$V_{VV4} \times 1/3$ -10%	-	$V_{VV4}\times 1/3\\+10\%$		
Output voltage (1/3 bias)	$V_{VV2}$	VV2	internal dividing resistor	$V_{VV4} \times 2/3$ -10%	-	$V_{VV4} \times 2/3 \\ +10\%$	V	
	$V_{VV3}$	VV3		$V_{VV4} \times 2/3$ -10%	-	$V_{VV4} \times 2/3 \\ +10\%$		
	$V_{VV0}$	VV0		0	-	$V_{VV4} \times 5\%$		
VV0 to VV3 Output voltage (1/2 bias)	$V_{VV1}$	VV1	When using	$V_{VV4} \times 1/2 -10\%$	-	$V_{VV4}\times 1/2\\+10\%$	V	
	$V_{VV2}$	VV2	internal dividing resistor	$V_{VV4} \times 1/2$ $-10\%$	-	$V_{VV4}\times 1/2\\+10\%$		
	$V_{VV3}$	VV3		$V_{VV4} \times 1/2$ -10%	-	$V_{VV4}\times 1/2\\+10\%$		
VV4 Active current	$I_{R100K}$	VV4	When using $100 \text{ k}\Omega$ internal dividing resistor	-	10	20	μΑ	
(1/4 bias)	$I_{R10K}$	VV4	When using 10 kΩ internal dividing resistor	-	100	160	μΑ	
VV4	$I_{R100K}$	VV4	When using $100 \text{ k}\Omega$ internal dividing resistor	-	12	30	μΑ	
Active current (1/3 bias)	$I_{R10K}$	VV4	When using 10 kΩ internal dividing resistor	-	120	180	μΑ	
VV4	I <sub>R100K</sub>	VV4	When using 100 kΩ internal dividing resistor	-	18	40	μА	
Active current (1/2 bias)	$I_{R10K}$	VV4	When using 10 kΩ internal dividing resistor	-	180	270	μΑ	
VV4 Static current	Ioff_vv4	VV4	When LCD stops	-	0.5	1.5	μΑ	
VV0 Output Voltage in using external resistor	$V_{ m VV0E}$	VV0	I <sub>OL</sub> =1mA	-	-	0.66	V	

### 5. AC Characteristics


# (1) Main Clock Input Characteristics

 $(V_{CC} = 1.65 \text{V to } 3.6 \text{V}, V_{SS} = 0 \text{V}, \text{Ta} = -40 ^{\circ} \text{C to} + 85 ^{\circ} \text{C})$ 

Doromotor	Cymbol	Pin	Conditions		lue		Domorko
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks
			$V_{CC} \ge 2.7V$	4	48	MHz	When crystal oscillator
Input frequency	$F_{CH}$		$V_{CC} < 2.7V$	4	20	WILLS	is connected
input frequency	1 CH		-	4	48	MHz	When using external clock
Input clock cycle	t <sub>CYLH</sub>	X0, X1	-	20.83	250	ns	When using external clock
Input clock pulse width	-	Al	Pwh/tcylh, Pwl/tcylh	45	55	%	When using external clock
Input clock rising time and falling time	t <sub>CF,</sub> t <sub>CR</sub>		-	-	5	ns	When using external clock
	$F_{CM}$	-	-	-	40	MHz	Master clock
Internal operating	F <sub>CC</sub>	-	-	-	40	MHz	Base clock (HCLK/FCLK)
clock*1 frequency	$F_{CP0}$	-	-	-	40	MHz	APB0 bus clock*2
	$F_{CP1}$	-	-	-	40	MHz	APB1 bus clock* <sup>2</sup>
	$F_{CP2}$	ı	-	-	40	MHz	APB2 bus clock* <sup>2</sup>
	t <sub>CYCC</sub>	-	-	25	-	ns	Base clock (HCLK/FCLK)
Internal operating	t <sub>CYCP0</sub>	-	-	25	-	ns	APB0 bus clock*2
clock*1 cycle time	$t_{CYCP1}$	-	-	25	-	ns	APB1 bus clock*2
	t <sub>CYCP2</sub>	ı	-	25	-	ns	APB2 bus clock* <sup>2</sup>

<sup>\*1:</sup> For more information about each internal operating clock, see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".


<sup>\*2:</sup> For about each APB bus which each peripheral is connected to, see "■ BLOCK DIAGRAM" in this data sheet.



### (2) Sub Clock Input Characteristics

(	$V_{CC} =$	1.65V	to 3.6V	$V_{cc} = 0$	OV, $Ta = -$	$40^{\circ}$ C to +	- 85°C)

Doromotor	Cumbal	Pin	Conditions		Value		Unit	Domorko
Parameter	Symbol	name	Conditions	Min	Тур	Max	o ii	Remarks
Input frequency	$F_{CL}$		-	1	32.768	1	kHz	When crystal oscillator is connected
		X0A,	-	32	-	100	kHz	When using external clock
Input clock cycle	$t_{ m CYLL}$	X1A	-	10	-	31.25	μs	When using external clock
Input clock pulse width	-		Pwh/tcyll, Pwl/tcyll	45	-	55	%	When using external clock



### (3) Built-in CR Oscillation Characteristics

· Built-in high-speed CR

 $(V_{CC} = 1.65 \text{V to } 3.6 \text{V}, V_{SS} = 0 \text{V}, \text{Ta} = -40 ^{\circ}\text{C to} + 85 ^{\circ}\text{C})$ 

_		_	(*(	Value	10 3.0 1,		- 40 C to 1 03 C)	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Clock frequency F <sub>CRH</sub>		$Ta = +25^{\circ}C$ $V_{CC} \ge 2.7V$	3.96	4	4.04			
	E	$Ta = +25^{\circ}C$ $V_{CC} < 2.7V$	3.9	4	4.1	MHz	When trimming*1	
	1 CRH	$Ta = -40^{\circ}C \text{ to } + 85^{\circ}C$	3.84	4	4.16	WILIZ		
		$Ta = -40^{\circ}C \text{ to } + 85^{\circ}C$	2.8	-	5.2		When not trimming	
Frequency stabilization time	$t_{CRWT}$	-	-	-	30	μs	*2	

<sup>\*1:</sup> In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

# • Built-in low-speed CR

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Conditions		Value		Unit	Remarks	
Parameter	Symbol	Conditions	Min Typ		Max	Offic	Nemarks	
Clock frequency	F <sub>CRL</sub>	-	50	100	150	kHz		

**FUJITSU** DS706-00034-2v0-E

<sup>\*2:</sup> This is the time to stabilize the frequency of high-speed CR clock after setting trimming value. This period is able to use high-speed CR clock as source clock.

(4-1) Operating Conditions of Main and USB PLL (In the case of using main clock for input of PLL)

 $(V_{CC} = 1.65 \text{V to } 3.6 \text{V}, V_{SS} = 0 \text{V}, \text{Ta} = -40 ^{\circ}\text{C to} + 85 ^{\circ}\text{C})$ 

Parameter	Symbol	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Value	Í	Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Offic	INGIIIAINS
PLL oscillation stabilization wait time* <sup>1</sup> (LOCK UP time)	t <sub>LOCK</sub>	100	1	-	μs	
PLL input clock frequency	$F_{PLLI}$	4	ı	16	MHz	
PLL multiple rate	-	5	-	37	multiple	
PLL macro oscillation clock frequency	$F_{PLLO}$	75	ı	150	MHz	
Main PLL clock frequency* <sup>2</sup>	$F_{CLKPLL}$	-	ı	40	MHz	
USB clock frequency* <sup>3</sup>	F <sub>CLKSPLL</sub>	-	-	48	MHz	After the M frequency division

<sup>\*1:</sup> Time from when the PLL starts operating until the oscillation stabilizes.

# (4-2) Operating Conditions of Main PLL (In the case of using the built-in high-speed CR for the input clock of the main PLL)

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol		Value		Unit	Remarks	
raiailletei	Symbol	Min	Тур	Max	Offic	Nemarks	
PLL oscillation stabilization wait time* <sup>1</sup> (LOCK UP time)	t <sub>LOCK</sub>	100	ı	1	μs		
PLL input clock frequency	$F_{PLLI}$	3.8	4	4.2	MHz		
PLL multiple rate	-	19	i	35	multiple		
PLL macro oscillation clock frequency	$F_{PLLO}$	72	-	150	MHz		
Main PLL clock frequency* <sup>2</sup>	F <sub>CLKPLL</sub>	-	-	40	MHz		

<sup>\*1:</sup> Time from when the PLL starts operating until the oscillation stabilizes.

Note: Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency has been trimmed.

<sup>\*2:</sup> For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".

<sup>\*3:</sup> For more information about USB clock, see "Chapter: USB Clock Generation" in "FM3 Family PERIPHERAL MANUAL Communication Macro Part".

<sup>\*2:</sup> For more information about Main PLL clock (CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".

# (5) Reset Input Characteristics


 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	ameter Symbol Pin		Conditions	Va	lue	Unit	Remarks
Farameter	Cymbol	name	Conditions	Min	Max	Offic	Remarks
Reset input time	t <sub>INITX</sub>	INITX	-	500	-	ns	

### (6) Power-on Reset Timing

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Darameter	Symbol	Pin	Val	ue	Unit	Domarko
Parameter	Symbol name		Min	Max	Offic	Remarks
Power supply rising time	Tr	VCC	0	-	ms	
Power supply shut down time	Toff	VCC	1	-	ms	



r1.1


### (7) External Bus Timing

· External bus clock output characteristics

	1	$(V_{CC})$	t = 1.65V to 3.6V,	$V_{SS} = 0V$ ,	$Ta = -40^{\circ}C$	$C \text{ to} + 85^{\circ}\text{C}$
Doromotor	Symbol	Din nama	Conditions	Va	Lloit	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit
Output fraguency	+	MCLKOUT*	$V_{CC} \ge 2.7 \text{ V}$	-	40	MHz
Output frequency	<sup>L</sup> CYCLE	WICLKOUT"	$V_{zz} < 2.7 V$		20	MHz

<sup>\*:</sup> The external bus clock output (MCLKOUT) is a divided clock of HCLK.


For more information about setting of clock divider, see "Chapter: External Bus Interface" in "FM3 Family PERIPHERAL MANUAL".



• External bus signal input/output characteristics

 $(V_{CC} = 1.65 \text{V to } 3.6 \text{V}, V_{SS} = 0 \text{V}, \text{Ta} = -40 ^{\circ} \text{C to} + 85 ^{\circ} \text{C})$ 

Parameter	Symbol	Conditions	Value	Unit	Remarks
Cionaliament abancatanistica	$V_{IH}$		$0.8 \times V_{CC}$	V	
Signal input characteristics	$V_{\mathrm{IL}}$		$0.2 \times V_{CC}$	V	
Signal output abore staristics	$V_{OH}$	-	$0.8 \times V_{CC}$	V	
Signal output characteristics	$V_{OL}$		$0.2 \times V_{CC}$	V	



77


• Separate Bus Access Asynchronous SRAM Mode

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit
Farameter	Symbol	Fill Hallie	Conditions	Min	Max	Offic
MOEX Min pulse width	t <sub>OEW</sub>	MOEX	$V_{CC} \ge 2.7V$ $V_{CC} < 2.7V$	MCLK×n-3	-	ns
$MCSX \downarrow \rightarrow Address$	+	MCSX[7:0],	$V_{\rm CC} \ge 2.7 V$	-9	+9	ng
output delay time	t <sub>CSL-AV</sub>	MAD[24:0]	$V_{\rm CC}$ < 2.7V	-12	+12	ns
$MOEX \uparrow \rightarrow$		MOEX,	$V_{CC} \ge 2.7V$	0	MCLK×m+9	ns
Address hold time	t <sub>OEH - AX</sub>	MAD[24:0]	$V_{\rm CC}$ < 2.7V	U	MCLK×m+12	115
$MCSX \downarrow \rightarrow$	t		$V_{CC} \ge 2.7V$	MCLK×m-9	MCLK×m+9	ns
MOEX ↓ delay time	t <sub>CSL - OEL</sub>	MOEX,	$V_{\rm CC}$ < 2.7V	MCLK×m-12	MCLK×m+12	115
$MOEX \uparrow \rightarrow$	<b>+</b>	MCSX[7:0]	$V_{CC} \ge 2.7V$	0	MCLK×m+9	ns
MCSX ↑ time	t <sub>OEH - CSH</sub>		$V_{\rm CC}$ < 2.7V	U	MCLK×m+12	115
$MCSX \downarrow \rightarrow$	<sub>+</sub>	MCSX,	$V_{CC} \ge 2.7V$	MCLK×m-9	MCLK×m+9	ns
MDQM ↓ delay time	t <sub>CSL - RDQML</sub>	MDQM[1:0]	$V_{\rm CC}$ < 2.7V	MCLK×m-12	MCLK×m+12	118
Data set up →	<b>+</b>	MOEX,	$V_{CC} \ge 2.7V$	30	-	ne
MOEX ↑ time	t <sub>DS - OE</sub>	MADATA[15:0]	$V_{\rm CC}$ < 2.7V	38	-	ns
$MOEX \uparrow \rightarrow$		MOEX,	$V_{CC} \ge 2.7V$	0		ns
Data hold time	t <sub>DH - OE</sub>	MADATA[15:0]	$V_{\rm CC}$ < 2.7V	U	-	113
MWEX		MWEX	$V_{CC} \ge 2.7V$	MCLK×n-3		
Min pulse width	$t_{ m WEW}$	WWEA	$V_{\rm CC}$ < 2.7V	MCLK×II-3	-	ns
$MWEX \uparrow \to Address$		MWEX,	$V_{CC} \ge 2.7V$	0	MCLK×m+9	ns
output delay time	t <sub>WEH - AX</sub>	MAD[24:0]	$V_{\rm CC}$ < 2.7V	U	MCLK×m+12	118
$MCSX \downarrow \rightarrow$	<b>+</b>		$V_{CC} \ge 2.7V$	MCLK×n-9	MCLK×n+9	ns
MWEX ↓ delay time	t <sub>CSL - WEL</sub>	MWEX,	$V_{\rm CC}$ < 2.7V	MCLK×n-12	MCLK×n+12	115
$MWEX \uparrow \to$		MCSX[7:0]	$V_{CC} \ge 2.7V$	0	MCLK×m+9	ne
MCSX ↑ delay time	t <sub>WEH - CSH</sub>		$V_{\rm CC}$ < 2.7V	U	MCLK×m+12	ns
$MCSX \downarrow \rightarrow$		MCSX,	$V_{CC} \ge 2.7V$	MCLK×n-9	MCLK×n+9	ns
MDQM ↓ delay time	t <sub>CSL-WDQML</sub>	MDQM[1:0]	$V_{\rm CC}$ < 2.7V	MCLK×n-12	MCLK×n+12	118
$MWEX \downarrow \rightarrow$	t	MCSX,	$V_{CC} \ge 2.7V$	MCLK-9	MCLK+9	ne
Data output time	t <sub>CSL - DV</sub>	MADATA[15:0]	$V_{\rm CC}$ < 2.7V	MCLK-12	MCLK+12	ns
$MWEX \uparrow \rightarrow$	t	MWEX,	$V_{CC} \ge 2.7V$	0	MCLK×m+9	ns
Data hold time	t <sub>WEH - DX</sub>	MADATA[15:0]	$V_{\rm CC}$ < 2.7V	U	MCLK×m+12	113

Note: When the external load capacitance  $C_L = 30 pF$  (m = 0 to 15, n = 1 to 16).








• Separate Bus Access Synchronous SRAM Mode

 $(V_{CC} = 1.65 \text{V to } 3.6 \text{V}, V_{SS} = 0 \text{V}, \text{Ta} = -40 ^{\circ}\text{C to} + 85 ^{\circ}\text{C})$ 

Doromotor	Symbol	Pin name	Conditions	Va	lue	Unit
Parameter	Symbol	Pili lialile	Conditions	Min	Max	Offic
Address delay time	+	MCLK,	$V_{CC} \ge 2.7V$	1	12	ns
Address delay time	t <sub>AV</sub>	MAD[24:0]	$V_{\rm CC}$ < 2.7V	1	13	118
	$t_{CSL}$		$V_{CC} \ge 2.7V$	1	12	ns
MCSX delay time	ucsl.	MCLK,	$V_{\rm CC}$ < 2.7V	1	12	113
Webzi delay time	$t_{CSH}$	MCSX[7:0]	$V_{\rm CC} \ge 2.7 \rm V$	1	12	ns
	чся		$V_{\rm CC}$ < 2.7V	1		113
	$t_{REL}$		$V_{CC} \ge 2.7V$	1	9	ns
MOEX delay time	KEL	MCLK,	$V_{\rm CC}$ < 2.7V	1	12	110
mozir delay time	$t_{REH}$	MOEX	$V_{CC} \ge 2.7V$	1	9	ns
	KEH		$V_{\rm CC}$ < 2.7V		12	110
Data set up →	$t_{DS}$	MCLK,	$V_{CC} \ge 2.7V$	24	_	ns
MCLK ↑ time	403	MADATA[15:0]	$V_{\rm CC}$ < 2.7V	37		110
$MCLK \uparrow \rightarrow$	t <sub>DH</sub>	MCLK,	$V_{CC} \ge 2.7V$	0	_	ns
Data hold time	*DH	MADATA[15:0]	$V_{\rm CC}$ < 2.7V	<u> </u>		110
	$t_{ m WEL}$		$V_{CC} \ge 2.7V$	1	9	ns
MWEX delay time	WEE	MCLK,	$V_{\rm CC}$ < 2.7V		12	
	t <sub>WEH</sub>	MWEX	$V_{\rm CC} \ge 2.7 \rm V$	1	9	ns
	WEII		$V_{\rm CC}$ < 2.7V		12	
	$t_{ m DQML}$		$V_{CC} \ge 2.7V$	1	9	ns
MDQM[1:0]	-DQWL	MCLK,	$V_{\rm CC}$ < 2.7V	_	12	
delay time	$t_{ m DOMH}$	MDQM[1:0]	$V_{CC} \ge 2.7V$	1	9	ns
	-DQMII		$V_{\rm CC}$ < 2.7V	_	12	
MCLK ↑ →	$t_{ODS}$	MCLK,	$V_{CC} \ge 2.7V$	MCLK + 1	MCLK + 18	ns
Data output time	*ODS	MADATA[15:0]	$V_{CC}$ <2.7V		MCLK + 24	
MCLK ↑ →	$t_{OD}$	MCLK,	$V_{CC} \ge 2.7V$	1	18	ns
Data hold time	11 1	MADATA[15:0]	$V_{CC}$ <2.7V	-	24	110

Note: When the external load capacitance  $C_L = 30 \mbox{pF}$ .



FUĴITSU


DS706-00034-2v0-E

• Multiplexed Bus Access Asynchronous SRAM Mode

•	1	I.	~ -	1	651	J to	3 6V	V.	-0	$V T_2$	409	C to -	+ 85°C)
۱	. 1	v c	$\sim$	1.	· UJ	vιo	' J.U Y	. v 🤉	$\sim - c$	v. 10	. – - 40	C IU -	T 05 C1

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit
Parameter	Symbol	Fill flame	Conditions	Min	Max	Offic
Multiplexed	+		$V_{CC} \ge 2.7V$	-2	+10	ne
address delay time	<sup>L</sup> ALE-CHMADV	MALE,	$V_{CC} < 2.7V$	-2	+20	ns
Multiplexed	4	MADATA[15:0]	$V_{\rm CC} \ge 2.7 V$	MCLK×n+0	MCLK×n+10	
address hold time	t <sub>CHMADH</sub>		$V_{\rm CC}$ < 2.7V	MCLK×n+0	MCLK×n+20	ns

Note: When the external load capacitance  $C_L = 30 pF$  (m = 0 to 15, n = 1 to 16).




· Multiplexed Bus Access Synchronous SRAM Mode

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
Farameter	Symbol	Fill Hame	Conditions	Min	Max	Ullit	Remains
	+		$V_{CC} \ge 2.7V$	1	9	ns	
MALE delay time	$t_{CHAL}$	MCLK,	$V_{CC} < 2.7V$	1	12	ns	
WIALE delay tille		ALE	$V_{CC} \ge 2.7V$	1	9	ns	
	$t_{CHAH}$		$V_{\rm CC}$ < 2.7V	1	12	ns	
$MCLK \uparrow \rightarrow$			$V_{CC} \ge 2.7V$				
Multiplexed	$t_{CHMADV}$		X/ 0.7X/	1	$t_{ m OD}$	ns	
Address delay time		MCLK,	$V_{\rm CC} < 2.7 V$				
$MCLK \uparrow \rightarrow$		MADATA[15:0]	$V_{CC} \ge 2.7V$				
Multiplexed	$t_{CHMADX}$			1	$t_{\mathrm{OD}}$	ns	
Data output time			$V_{\rm CC}$ < 2.7V				

Note: When the external load capacitance  $C_L = 30 pF$ .




· External Ready Input Timing


 $(V_{CC} = 1.65 \text{V to } 3.6 \text{V}, V_{SS} = 0 \text{V}, \text{Ta} = -40 ^{\circ}\text{C to} + 85 ^{\circ}\text{C})$ 

Parameter	Symbol	Pin name Conditions		Va	lue	Unit	Remarks
Farameter	Symbol	Fill Hallie	Conditions	Min	Max	Offic	Remaiks
MCLK↑	4	MCLK,	$V_{\rm CC} \ge 2.7 V$	23			
MRDY input setup time	$\iota_{ m RDYI}$	MRDY	$V_{\rm CC}$ < 2.7V	37	Г	ns	





# When RDY is released




#### MIDJAD4UNA JEHES

# (8) Base Timer Input Timing

· Timer input timing

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 


Parameter	Parameter Symbol		Conditions	Val	ue	Unit	Remarks
Farameter	Syllibol	Pin name	Conditions	Min	Max	o iii	Remains
Input pulse width	t <sub>TIWH</sub> ,	TIOAn/TIOBn (when using as	-	2t <sub>CYCP</sub>	-	ns	
	$t_{TIWL}$	ECK, TIN)					



• Trigger input timing

$$(V_{CC}$$
 = 1.65V to 3.6V,  $V_{SS}$  = 0V,  $Ta$  = -  $40^{\circ}C$  to +  $85^{\circ}C)$ 

Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks
raiailletei	Symbol	FIII IIaiiie	Conditions	Min	Max	5	Remaiks
Input pulse width	$t_{\mathrm{TRGH}}, \ t_{\mathrm{TRGL}}$	TIOAn/TIOBn (when using as TGIN)	-	2t <sub>CYCP</sub>	-	ns	



Note:  $t_{CYCP}$  indicates the APB bus clock cycle time.

About the APB bus number which the Base Timer is connected to, see "■BLOCK DIAGRAM" in this data sheet.



r1.1


### (9) CSIO Timing


• Synchronous serial (SPI = 0, SCINV = 0)

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Pin	Conditions	V <sub>CC</sub> < 2		V <sub>CC</sub> ≥	2.7V	Unit
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	$t_{SCYC}$	SCKx		$4t_{CYCP}$	-	4t <sub>CYCP</sub>	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{ m SLOVI}$	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	t <sub>IVSHI</sub>	SCKx, SINx	clock operation	50	-	36	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t <sub>SHIXI</sub>	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKx		$t_{CYCP} + 10$	-	t <sub>CYCP</sub> + 10	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t <sub>SLOVE</sub>	SCKx, SOTx	External shift	-	50	-	33	ns
$SIN \rightarrow SCK \uparrow setup time$	t <sub>IVSHE</sub>	SCKx, SINx	clock operation	10	-	10	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t <sub>SHIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- Notes: The above characteristics apply to CLK synchronous mode.
  - $t_{\text{CYCP}}$  indicates the APB bus clock cycle time. About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
  - These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
  - When the external load capacitance  $C_L = 30 pF$ .





FUJITSU SEMICONDUCTOR CONFIDENTIAL


• Synchronous serial (SPI = 0, SCINV = 1)


 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Pin	Conditions	$V_{\rm CC} < 2$		V <sub>CC</sub> ≥	2.7V	Unit
Farameter	Syllibol	name	Conditions	Min	Max	Min	Max	OHIL
Serial clock cycle time	t <sub>SCYC</sub>	SCKx		$4t_{CYCP}$	-	4t <sub>CYCP</sub>	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t <sub>SHOVI</sub>	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	t <sub>IVSLI</sub>	SCKx, SINx	clock operation	50	-	36	ı	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t <sub>SLIXI</sub>	SCKx, SINx		0	-	0	1	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	1	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKx		$t_{CYCP} + 10$	-	$t_{CYCP} + 10$	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t <sub>SHOVE</sub>	SCKx, SOTx	External shift clock	-	50	-	33	ns
$SIN \rightarrow SCK \downarrow setup time$	t <sub>IVSLE</sub>	SCKx, SINx	operation	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	$t_{\rm SLIXE}$	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

Notes: • The above characteristics apply to CLK synchronous mode.

- $t_{\text{CYCP}}$  indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 30 pF$ .







• Synchronous serial (SPI = 1, SCINV = 0)

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Doromotor	Symbol	Pin	Conditions	$V_{\rm CC} < 2$	2.7V	V <sub>CC</sub> ≥	2.7V	Unit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Onit
Serial clock cycle time	t <sub>SCYC</sub>	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t <sub>SHOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	t <sub>IVSLI</sub>	SCKx, SINx	Internal shift clock	50	-	36	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t <sub>SLIXI</sub>	SCKx, SINx	operation	0	-	0	-	ns
$SOT \rightarrow SCK \downarrow delay time$	t <sub>SOVLI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 34	-	2t <sub>CYCP</sub> - 34	-	ns
Serial clock "L" pulse width	$t_{SLSH}$	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	1	ns
Serial clock "H" pulse width	$t_{SHSL}$	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t <sub>SHOVE</sub>	SCKx, SOTx	External shift	1	50	-	33	ns
$SIN \rightarrow SCK \downarrow setup time$	t <sub>IVSLE</sub>	SCKx, SINx	clock operation	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t <sub>SLIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- Notes: The above characteristics apply to CLK synchronous mode.
  - t<sub>CYCP</sub> indicates the APB bus clock cycle time.
  - About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
  - These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
  - When the external load capacitance  $C_L = 30 pF$ .





r1.1


• Synchronous serial (SPI = 1, SCINV = 1)


 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Pin	Conditions	$V_{\rm CC} < 2$		V <sub>CC</sub> ≥	2.7V	Unit
Farameter	Syllibol	name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	t <sub>SCYC</sub>	SCKx		$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	$t_{ m SLOVI}$	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	t <sub>IVSHI</sub>	SCKx, SINx	Internal shift clock	50	-	36	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t <sub>SHIXI</sub>	SCKx, SINx	operation	0	-	0	-	ns
$SOT \rightarrow SCK \uparrow delay time$	t <sub>SOVHI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 34	-	2t <sub>CYCP</sub> - 34	-	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	1	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKx		$t_{CYCP} + 10$	-	t <sub>CYCP</sub> + 10	1	ns
$SCK \downarrow \rightarrow SOT$ delay time	t <sub>SLOVE</sub>	SCKx, SOTx	External shift clock	-	50	-	33	ns
$SIN \rightarrow SCK \uparrow setup time$	t <sub>IVSHE</sub>	SCKx, SINx	operation	10	-	10	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t <sub>SHIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

Notes: • The above characteristics apply to CLK synchronous mode.

- t<sub>CYCP</sub> indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 30 pF$ .






• External clock (EXT = 1): asynchronous only

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$ 

Doromotor	Cymbol	Conditions	Va	lue	Lloit	Domorko
Parameter	Symbol	Conditions	Min	Max	Unit	Remarks
Serial clock "L" pulse width	$t_{SLSH}$		$t_{CYCP} + 10$	Ī	ns	
Serial clock "H" pulse width	$t_{SHSL}$	$C_L = 30pF$	$t_{CYCP} + 10$	Ī	ns	
SCK falling time	tF	C <sub>L</sub> = 50pr	-	5	ns	
SCK rising time	tR		-	5	ns	



FUĴĨTSU

# (10) External Input Timing


 $(V_{CC} = 1.65 \text{V to } 3.6 \text{V}, V_{SS} = 0 \text{V}, \text{Ta} = -40 ^{\circ} \text{C to} + 85 ^{\circ} \text{C})$ 

			(,,,	1.05 / 10 5.0 /,	. 99	01, 10	10 0 10 1 05 0)	
Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
Farameter	Symbol	Fili Haille	Conditions	Min	Max	S III	INGILIAINS	
		ADTG	-	2t <sub>CYCP</sub> * <sup>1</sup>	-	ns	A/D converter trigger input	
Input pulse width	t <sub>INH</sub> ,	INT00 to INT15,	_	$2t_{CYCP}+100^{\ast ^{1}}$	-	ns	External interrupt	
	t <sub>INL</sub>		_	500* <sup>2</sup>	-	ns	NMI	
		WKUPx	-	600*3	-	ns	Deep standby wake up	

<sup>\*1:</sup> t<sub>CYCP</sub> indicates the APB bus clock cycle time excluding stop when in stop mode, in timer mode.

About the APB bus number which the Multi-function Timer is connected to, see "■BLOCK DIAGRAM" in this data sheet.

- \*2 : When in stop mode, in timer mode.
- \*3: When in deep standby RTC mode, in deep standby stop mode.



# (11) I<sup>2</sup>C Timing


 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Conditions	Typical mode		mode		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	$F_{SCL}$		0	100	0	400	kHz	
(Repeated) START condition								
hold time	$t_{HDSTA}$		4.0	-	0.6	-	μs	
$SDA \downarrow \rightarrow SCL \downarrow$								
SCL clock "L" width	$t_{LOW}$		4.7	-	1.3	-	μs	
SCL clock "H" width	$t_{ m HIGH}$		4.0	-	0.6	-	μs	
(Repeated) START condition								
setup time	$t_{SUSTA}$		4.7	-	0.6	-	μs	
$SCL \uparrow \rightarrow SDA \downarrow$		$C_L = 30pF,$ $R = (Vp/I_{OL})^{*1}$						
Data hold time	t	$R = (Vp/I_{OL})^{*1}$	0	3.45* <sup>2</sup>	0	$0.9*^{3}$	110	
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t <sub>HDDAT</sub>		U	3.43	U	0.9	μs	
Data setup time	t		250	_	100	_	ns	
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	$t_{SUDAT}$		230	_	100		115	
STOP condition setup time	+		4.0		0.6			
$SCL \uparrow \rightarrow SDA \uparrow$	$t_{SUSTO}$		4.0	_	0.0	_	μs	
Bus free time between								
"STOP condition" and	$t_{\mathrm{BUF}}$		4.7	-	1.3	-	μs	
"START condition"								
Noise filter	$t_{SP}$	-	$2 t_{CYCP}^{*4}$	-	$2 t_{CYCP}^{*4}$	-	ns	

<sup>\*1:</sup> R and C represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistor and I<sub>OL</sub> indicates V<sub>OL</sub> guaranteed current.

About the APB bus number that I<sup>2</sup>C is connected to, see "■BLOCK DIAGRAM" in this data sheet. To use standard mode, set the APB bus clock at 2MHz or more.

To use high-speed mode, set the APB bus clock at 8MHz or more.



<sup>\*2</sup>: The maximum  $t_{HDDAT}$  must satisfy that it does not extend at least "L" period  $(t_{LOW})$  of device's SCL signal.

<sup>\*3:</sup> A high-speed mode  $I^2C$  bus device can be used on a standard mode  $I^2C$  bus system as long as the device satisfies the requirement of " $t_{SUDAT} \ge 250$  ns".


<sup>\*4:</sup> t<sub>CYCP</sub> is the APB bus clock cycle time.

# (12) ETM Timing

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Pin name	me Conditions		Value Min Max		Remarks
Data hold	t	TRACECLK,	$V_{\rm CC} \ge 2.7V$	2	11	ns	
Data noid	t <sub>ETMH</sub>	TRACED[3:0]	$V_{\rm CC}{<}2.7V$	2	15	113	
TRACECLK	1/+		$V_{CC} \! \geq \! 2.7V$	-	40	MHz	
frequency	1/t <sub>TRACE</sub>	TDACECLY	$V_{CC}{<}2.7V$	-	20	MHz	
TRACECLK	+	TRACECLK	$V_{CC} \! \geq \! 2.7V$	25	-	ns	
clock cycle	t <sub>TRACE</sub>		$V_{\rm CC} < 2.7 V$	50	-	ns	

Note: When the external load capacitance  $C_L = 30 pF$ .




# (13) JTAG Timing

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks	
Farameter	Symbol	Fili Haille	Conditions	Min	Max	Offic	Remarks	
TMS, TDI setup	t	TCK,	$V_{CC} \ge 2.7V$	15		ns		
time	t <sub>JTAGS</sub>	TMS, TDI	$V_{\rm CC} < 2.7 V$	13	-	115		
TMS, TDI hold time	+	TCK,	$V_{CC} \ge 2.7V$	15		ne		
TWIS, TDI HOIG time	$t_{\rm JTAGH}$	TMS, TDI	$V_{CC} < 2.7 V$	13	-	ns		
TDO delay time		TCK,	$V_{CC} \! \geq \! 2.7V$	-	25	no		
TDO delay time	t <sub>JTAGD</sub>	TDO	$V_{\rm CC} < 2.7 V$	-	45	ns		

Note: When the external load capacitance  $C_L = 30 pF$ .



r1.1

#### 6. 12-bit A/D Converter

Electrical Characteristics for the A/D Converter

 $(V_{CC} = AV_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = AV_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

_		Pin	Value					
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks	
Resolution	-	-	-	- 7  -	12	bit		
Integral Nonlinearity	-	-	- 4.5	-	+ 4.5	LSB		
Differential Nonlinearity	-	-	- 2.5	-	+ 2.5	LSB		
Zero transition voltage	$V_{ZT}$	AN00 to AN23	- 15	ı	+ 15	mV		
Full-scale transition voltage	$V_{FST}$	AN00 to AN23	AVRH - 15	1	AVRH + 15	mV		
Conversion time	-	-	$2.0*^{1}$	ı	-	μs	$AV_{CC} \ge 2.7V$	
			*2	-			$AV_{CC} \ge 2.7V$	
Sampling time	Ts	-	*2	-	10	us	$1.8V \le AV_{CC} < 2.7V$	
			*2				$1.65 \text{V} \le \text{AV}_{\text{CC}} < 1.8 \text{V}$	
Commono alcale			100				$AV_{CC} \ge 2.7V$	
Compare clock cycle* <sup>3</sup>	Tcck	Tcck	-	200	-	1000	ns	$1.8V \le AV_{CC} < 2.7V$
cycle*			500				$1.65 \text{V} \le \text{AV}_{\text{CC}} < 1.8 \text{V}$	
State transition time to operation permission	Tstt	-	1	-	-	μs		
Power supply current		AVCC	-	0.27	0.42	mA	A/D 1unit operation	
(analog + digital)	-	AVCC	-	0.03	10	μΑ	When A/D stops	
Reference power supply current	_	AVRH	-	0.72	1.29	mA	A/D 1unit operation AVRH=3.6V	
(between AVRH to AVSS)		7 TV IXII	-	0.02	2.6	μΑ	When A/D stops	
Analog input capacity	$C_{AIN}$	-	-	-	9.4	pF		
					2.2		$AV_{CC} \ge 2.7V$	
Analog input resistor	$R_{AIN}$	-	-	-	5.5	$k\Omega$	$1.8V \le AV_{CC} < 2.7V$	
					10.5		$1.65 \text{V} \le \text{AV}_{\text{CC}} < 1.8 \text{V}$	
Interchannel disparity	-	-	-	-	4	LSB		
Analog port input current	-	AN00 to AN23	-	1	5	μΑ		
Analog input voltage	-	AN00 to AN23	AV <sub>SS</sub>	1	AVRH	V		
Reference voltage	-	AVRH	2.7 AV <sub>CC</sub>	-	$AV_{CC}$	V	$AV_{CC} \ge 2.7V$ $AV_{CC} < 2.7V$	

<sup>\*1:</sup> The conversion time is the value of sampling time (Ts) + compare time (Tc).

The condition of the minimum conversion time is the value of sampling time: 600ns and, the value of compare time: 1400ns (AV $_{CC} \ge 2.7V$ ).

Ensure that it satisfies the value of the sampling time (Ts) and compare clock cycle (Tcck).

For setting\*<sup>4</sup> of the sampling time and the compare clock cycle, see "Chapter: A/D Converter" in "FM3 Family PERIPHERAL MANUAL Analog Macro Port".

The register setting of the A/D Converter is set at the peripheral clock timing. The sampling clock and compare clock are set at Base clock (HCLK).

\*2: A necessary sampling time changes by external impedance.

Ensure that it set the sampling time to satisfy (Equation 1).


The sampling clock and compare clock are set in base clock (HCLK).

About the APB bus number which the A/D Converter is connected to, see "BLOCK DIAGRAM" in this data sheet.

FUĴĬTSU 97

<sup>\*3:</sup> The compare time (Tc) is the value of (Equation 2).

<sup>\*4:</sup> The register setting of the A/D Converter is set at the timing of the APB bus clock.



(Equation 1) Ts  $\geq$  ( R<sub>AIN</sub> + Rext )  $\times$  C<sub>AIN</sub>  $\times$  9

Ts : Sampling time[ns]

 $R_{AIN}$ : input resistor of A/D[k $\Omega$ ] = 2.2k $\Omega$  at 2.7V  $\leq$  AVCC  $\leq$  3.6V

input resistor of A/D[k $\Omega$ ] = 5.5k $\Omega$  at 1.8V  $\leq$  AVCC  $\leq$  2.7V input resistor of A/D[k $\Omega$ ] = 10.5k $\Omega$  at 1.65V  $\leq$  AVCC  $\leq$  1.8V

 $C_{AIN}$ : input capacity of A/D[pF] = 9.4pF at 1.65V  $\leq$  AVCC  $\leq$  3.6V

Rext : Output impedance of external circuit[k $\Omega$ ]

(Equation 2)  $Tc = Tcck \times 14$ 

Tc : Compare time Tcck : Compare clock cycle




#### Definition of 12-bit A/D Converter Terms

Resolution : Analog variation that is recognized by an A/D converter.
 Integral Nonlinearity : Deviation of the line between the zero-transition point

characteristics.

• Differential Nonlinearity : Deviation from the ideal value of the input voltage that is required to

change the output code by 1 LSB.



Linearity error of digital output N = 
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential linearity error of digital output N = 
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N : A/D converter digital output value.

 $\begin{array}{lll} V_{ZT} & : & \text{Voltage at which the digital output changes from } 0x000 \text{ to } 0x001. \\ V_{FST} & : & \text{Voltage at which the digital output changes from } 0xFFE \text{ to } 0xFFF. \\ V_{NT} & : & \text{Voltage at which the digital output changes from } 0x(N-1) \text{ to } 0xN. \\ \end{array}$ 



r1.1

#### 7. USB Characteristics

 $(V_{CC} = 3.0V \text{ to } 3.6V, V_{SS} = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 


	Doromotor	Symbol	Pin	Conditions	Va	lue	Lloit	Remarks	
	Parameter	Symbol	name	Conditions	Min	Max	Offic	Nemans	
	Input "H" level voltage	$V_{IH}$		-	2.0	$V_{CC} + 0.3$	V	*1	
Input	Input "L" level voltage	$V_{IL}$		-	V <sub>SS</sub> - 0.3	0.8	V	*1	
charac- teristics	Differential input sensitivity	$V_{DI}$		-	0.2	-	V	*2	
	Different common mode range	$V_{CM}$		-	0.8	2.5	V	*2	
	Output "H" level voltage	V <sub>OH</sub>		External pull-down resistor = 15kΩ	2.8	3.6	V	*3	
	Output "L" level voltage	V <sub>OL</sub> UDP0		External pull-up resistor = 1.5kΩ	0	0.3	V	*3	
Output	Crossover voltage	V <sub>CRS</sub>		-	1.3	2.0	V	*4	
charac- teristics	Rising time	$t_{FR}$		Full-Speed	4	20	ns	*5	
teristics	Falling time	$t_{\mathrm{FF}}$		Full-Speed	4	20	ns	*5	
	Rising/falling time matching	t <sub>FRFM</sub>		Full-Speed	90	111.11	%	*5	
	Output impedance	$Z_{DRV}$		Full-Speed	28	44	Ω	*6	
	Rising time	$t_{LR}$		Low-Speed	75	300	ns	*7	
	Falling time	$t_{ m LF}$		Low-Speed	75	300	ns	*7	
NA CEN	Rising/falling time matching	t <sub>LRFM</sub>		Low-Speed	80	125	%	*7	

<sup>\*1 :</sup> The switching threshold voltage of Single-End-Receiver of USB I/O buffer is set as within  $V_{IL}$  (Max) = 0.8V,  $V_{IH}$  (Min) = 2.0 V (TTL input standard).

There are some hysteresis to lower noise sensitivity.


The Differential-Receiver has 200~mV of differential input sensitivity when the differential data input is within 0.8~V to 2.5~V to the local ground reference level.

Above voltage range is the common mode input voltage range.




<sup>\*2 :</sup> Use the differential-Receiver to receive the USB differential data signal.

- \*3 : The output drive capability of the driver is below 0.3 V at Low-State ( $V_{OL}$ ) (to 3.6 V and 1.5 k $\Omega$  load), and 2.8 V or above (to ground and 15 k $\Omega$  load) at High-State ( $V_{OH}$ ).
- \*4 : The cross voltage of the external differential output signal (D + /D ) of USB I/O buffer is within 1.3 V to 2.0 V.




\*5 : They indicate the rising time (Trise) and falling time (Tfall) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer, Tr/Tf ratio is regulated as within ± 10% to minimize RFI emission.




#### WIDJAD4UNA JUHUS

\*6 : USB Full-speed connection is performed via twist pair cable shield with  $90\Omega \pm 15\%$  characteristic impedance (Differential Mode).

USB standard defines that output impedance of USB driver must be in range from  $28\Omega$  to  $44\Omega$ . So, discrete series resistor (Rs) addition is defined in order to satisfy the above definition and keep balance. When using this USB I/O, use it with  $25\Omega$  to  $30\Omega$  (recommendation value  $27\Omega$ ) Series resistor Rs.




\*7: They indicate the rising time (Trise) and falling time (Tfall) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.




See Figure "• Low-Speed Load (Compliance Load)" for conditions of the external load.




• Low-Speed Load (Upstream Port Load) - Reference 1



• Low-Speed Load (Downstream Port Load) - Reference 2



• Low-Speed Load (Compliance Load)



#### IVIDJAD4UNA JEHE

# 8. Low-Voltage Detection Characteristics

# (1) Low-Voltage Detection Reset

 $(Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Conditions		Value			Remarks
	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	$SVHR^{*1} = 00000$	1.38	1.50	1.60	V	When voltage drops
Released voltage	VDH	BVIIK = 00000	1.43	1.55	1.65	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 00001$	1.43	1.55	1.65	V	When voltage drops
Released voltage	VDH	BVIIK = 00001	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 00010$	1.47	1.60	1.73	V	When voltage drops
Released voltage	VDH	5 VIII = 00010	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 00011$	1.52	1.65	1.78	V	When voltage drops
Released voltage	VDH	5 VIII = 00011	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 00100$	1.56	1.70	1.84	V	When voltage drops
Released voltage	VDH	5 VIII = 00100	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 00101$	1.61	1.75	1.89	V	When voltage drops
Released voltage	VDH	SVIIK - 00101	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	$SVHR^{*1} = 00110$	1.66	1.80	1.94	V	When voltage drops
Released voltage	VDH	3 VIIK 00110	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	SVHR* <sup>1</sup> = 00111	1.70	1.85	2.00	V	When voltage drops
Released voltage	VDH	SVHK* = 00111	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	SVHR* <sup>1</sup> = 01000	1.75	1.90	2.05	V	When voltage drops
Released voltage	VDH	$SVHK^* = 01000$	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	GVIID* 01001	1.79	1.95	2.11	V	When voltage drops
Released voltage	VDH	$SVHR^{*1} = 01001$	Same as S	VHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	G111D#1 01010	1.84	2.00	2.16	V	When voltage drops
Released voltage	VDH	$SVHR^{*1} = 01010$	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	GMTD*1 01011	1.89	2.05	2.21	V	When voltage drops
Released voltage	VDH	$SVHR^{*1} = 01011$	Same as S	VHR = 00		V	When voltage rises
Detected voltage	VDL	CVIID*1 01100	2.30	2.50	2.70	V	When voltage drops
Released voltage	VDH	$SVHR^{*1} = 01100$	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	SVHR* <sup>1</sup> = 01101	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH	$SVHK^* = 01101$	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	SVHR* <sup>1</sup> = 01110	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH	$SVHK^* = 01110$	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	CVIID*1 01111	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	$SVHR^{*1} = 01111$	Same as S	VHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	GVIID* 10000	2.67	2.90	3.13	V	When voltage drops
Released voltage	VDH	$SVHR^{*1} = 10000$	Same as S	SVHR = 00	000 value	V	When voltage rises
Detected voltage	VDL	gr 1775 til 40004	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	$SVHR^{*1} = 10001$		SVHR = 00		V	When voltage rises
Detected voltage	VDL		2.85	3.10	3.35	V	When voltage drops
Released voltage	VDH	$SVHR^{*1} = 10010$		SVHR = 00		V	When voltage rises
Detected voltage	VDL	1	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	$SVHR^{*1} = 10011$		SVHR = 00		V	When voltage rises
LVD stabilization			Surre us k	, , 1111	5200 ×	·	vviien voitage lises
wait time	$T_{LVDW}$	-	-	-	$t_{\text{CYCP}}^{*2}$	μs	
LVD detection	_						
delay time	$T_{LVDDL}$	-	-	-	200	μs	

<sup>\*1:</sup> The SVHR bit of Low-Voltage Detection Voltage Control Register (LVD\_CTL) is initialized to "00000" by Low-Voltage Detection Reset.

<sup>\*2:</sup> t<sub>CYCP</sub> indicates the APB2 bus clock cycle time.



DS706-00034-2v0-E

# (2) Interrupt of Low-Voltage Detection

 $(Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

		<b>O</b> 11:41		Value	<u> </u>		$(1a = -40^{\circ}C 10 + 85^{\circ}C)$
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	CVIII 00100	1.56	1.70	1.84	V	When voltage drops
Released voltage	VDH	SVHI = 00100	1.61	1.75	1.89	V	When voltage rises
Detected voltage	VDL	CVIII 00101	1.61	1.75	1.89	V	When voltage drops
Released voltage	VDH	SVHI = 00101	1.66	1.80	1.94	V	When voltage rises
Detected voltage	VDL	CVIII 00110	1.66	1.80	1.94	V	When voltage drops
Released voltage	VDH	SVHI = 00110	1.70	1.85	2.00	V	When voltage rises
Detected voltage	VDL	CVIII 00111	1.70	1.85	2.00	V	When voltage drops
Released voltage	VDH	SVHI = 00111	1.75	1.90	2.05	V	When voltage rises
Detected voltage	VDL	SVHI = 01000	1.75	1.90	2.05	V	When voltage drops
Released voltage	VDH	3 V III = 01000	1.79	1.95	2.11	V	When voltage rises
Detected voltage	VDL	SVHI = 01001	1.79	1.95	2.11	V	When voltage drops
Released voltage	VDH	3 V III = 01001	1.84	2.00	2.16	V	When voltage rises
Detected voltage	VDL	CVIII 01010	1.84	2.00	2.16	V	When voltage drops
Released voltage	VDH	SVHI = 01010	1.89	2.05	2.21	V	When voltage rises
Detected voltage	VDL	CVIII 01011	1.89	2.05	2.21	V	When voltage drops
Released voltage	VDH	SVHI = 01011	1.93	2.10	2.27	V	When voltage rises
Detected voltage	VDL	CVIII 01100	2.30	2.50	2.70	V	When voltage drops
Released voltage	VDH	SVHI = 01100	2.39	2.60	2.81	V	When voltage rises
Detected voltage	VDL	CVIII 01101	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH	SVHI = 01101	2.48	2.70	2.92	V	When voltage rises
Detected voltage	VDL	SVHI = 01110	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH	3 V HI - 01110	2.58	2.80	3.02	V	When voltage rises
Detected voltage	VDL	SVHI = 01111	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	SVHI = 01111	2.67	2.90	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 10000	2.67	2.90	3.13	V	When voltage drops
Released voltage	VDH	3 V HI = 10000	2.76	3.00	3.24	V	When voltage rises
Detected voltage	VDL	SVHI = 10001	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	SVHI = 10001	2.85	3.10	3.35	V	When voltage rises
Detected voltage	VDL	SVHI = 10010	2.85	3.10	3.35	V	When voltage drops
Released voltage	VDH	3 V III = 10010	2.94	3.20	3.46	V	When voltage rises
Detected voltage	VDL	CVIII 10011	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	SVHI = 10011	3.04	3.30	3.56	V	When voltage rises
LVD stabilization wait time	$T_{LVDW}$	-	-	-	$5200 \times t_{CYCP}^*$	μs	
LVD detection delay time	$T_{LVDDL}$	-	-	-	200	μs	

<sup>\*:</sup> t<sub>CYCP</sub> indicates the APB2 bus clock cycle time.

# 9. Flash Memory Write/Erase Characteristics

 $(V_{CC} = 1.65V \text{ to } 3.6V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter			Value		Unit	Remarks	
Fala	imeter	Min	Тур	Max	Offic	Remarks	
Sector erase	Large Sector		1.1	2.7	c	Includes write time prior to internal	
time	Small Sector	-	0.3	0.9	S	erase	
Half word (16- write time	-bit)	-	30	528	μs	Not including system-level overhead time	
Chip erase tim	e	-	6.8	18	s	Includes write time prior to internal erase	

# Write cycles and data hold time


Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	


<sup>\*:</sup> This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at + 85°C).

# ■ ORDERING INFORMATION


Part number	Package
MB9AFB41LAPMC1	DI C LI OFF CA
MB9AFB42LAPMC1	Plastic • LQFP 64-pin (0.5mm pitch), (FPT-64P-M38)
MB9AFB44LAPMC1	(0.5mm pich), (11 1 041 1450)
MB9AFB41LAPMC	DI STATE OF THE ST
MB9AFB42LAPMC	Plastic • LQFP 64-pin (0.65mm pitch), (FPT-64P-M39)
MB9AFB44LAPMC	(0.05/min pitell); (11 1 041 1415))
MB9AFB41LAQN	N. J. v. OTW. Cl.
MB9AFB42LAQN	Plastic • QFN 64-pin (0.5mm pitch), (LCC-64P-M24)
MB9AFB44LAQN	(0.5mm pitch), (ECC-041 -14124)
MB9AFB41MAPMC	
MB9AFB42MAPMC	Plastic • LQFP 80-pin (0.5mm pitch), (FPT-80P-M37)
MB9AFB44MAPMC	(0.5mm pitch), (11 1-001-14157)
MB9AFB41MAPMC1	Di et e l'OFFIGG
MB9AFB42MAPMC1	Plastic • LQFP 80-pin (0.65mm pitch), (FPT-80P-M40)
MB9AFB44MAPMC1	(0.05/min picel); (11 1 001 14140)
MB9AFB41MABGL	DI di a DEDGA 06 di
MB9AFB42MABGL	Plastic • PFBGA 96-pin (0.5mm pitch), (BGA-96P-M07)
MB9AFB44MABGL	(o.Shim picely, (BGH 701 14107)
MB9AFB41NAPMC	District OFD 100
MB9AFB42NAPMC	Plastic • LQFP 100-pin (0.5mm pitch), (FPT-100P-M23)
MB9AFB44NAPMC	(0.5 mm picely, (111 1001 1425)
MB9AFB41NAPQC	Plant A OFF 100
MB9AFB42NAPQC	Plastic • QFP 100-pin (0.65mm pitch), (FPT-100P-M36)
MB9AFB44NAPQC	(0.00mm pitch), (11 1 1001 14100)
MB9AFB41NABGL	District DED CA 110
MB9AFB42NABGL	Plastic • PFBGA 112-pin (0.8mm pitch), (BGA-112P-M04)
MB9AFB44NABGL	(0.0mm pitch), (2011 1121 1107)


## **■ PACKAGE DIMENSIONS**








Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/














































## ■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results
2	■FEATURE • On-chip Memories	Revised the descriptions of [Flash memory].
	• USB Interface	Revised the descriptions of [USB function].
6	• Unique ID	Added the descriptions of "Unique ID".
7	■PRODUCT LINEUP • Function	
52	■HANDLING DEVICES	Added the descriptions.
57	■MEMORY MAP • Memory Map (2)	
62	■PIN STATUS IN EACH CPU STATE • List of Pin Status	Revised the Pin status type of "I".
70	■ELECTRICAL CHARACTERISTICS 3.DC Characteristics (1) Current rating	<ul> <li>Revised the descriptions of Power supply current.</li> <li>Added the "Flash memory write/erase current".</li> <li>Added the footnote.</li> </ul>
74	<ul><li>5.AC Characteristics</li><li>(3) Built-in CR Oscillation Characteristics</li><li>• Built-in high-speed CR</li></ul>	Revised the table and the footnote.
78, 79	<ul><li>(7) External Bus Timing</li><li>Separate Bus Access Asynchronous</li><li>SRAM Mode</li></ul>	Revised the table and the figure.
80	• Separate Bus Access Synchronous SRAM Mode	
85, 87, 89, 91	(9) CSIO Timing	<ul><li>Revised the title to "CSIO Timing".</li><li>Revised the note.</li></ul>
94	(11) I <sup>2</sup> C Timing	Revised the footnote.
97	6. 12-bit A/D Converter • Electrical Characteristics for the A/D Converter	<ul><li>Revised the parameter.</li><li>Revised the symbol.</li><li>Corrected the value.</li></ul>
99	• Definition of 12-bit A/D Converter Terms	<ul><li>Revised the parameter.</li><li>Revised the symbol.</li></ul>
104	8. Low-Voltage Detection Characteristics (1) Low-Voltage Detection Reset	<ul><li>Corrected "Conditions" and "Value" in the table.</li><li>Added the Item.</li><li>Added the footnote.</li></ul>
105	(2) Interrupt of Low-Voltage Detection	Added the Item.





DS706-00034-2v0-E **FUJITSU** 119

#### VIDJAD4UNA JUHUS

# **FUJITSU SEMICONDUCTOR LIMITED**

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

#### **North and South America**

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://us.fujitsu.com/micro/

#### **Europe**

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

#### **Asia Pacific**

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. 30F, Kerry Parkside, 1155 Fang Dian Road, Pudong District, Shanghai 201204, China Tel: +86-21-6146-3688 Fax: +86-21-6146-3660 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 2/F, Green 18 Building, Hong Kong Science Park, Shatin, N.T., Hong Kong
Tel: +852-2736-3232 Fax: +852-2314-4207

http://cn.fujitsu.com/fsp/

### All Rights Reserved.

FUJITSU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device. Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein.

All company names, brand names and trademarks herein are property of their respective owners.

Edited: Sales Promotion Department