(Continued)

- External interrupt
 - Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
 - Can be used to wake up the device from different low power consumption (standby) modes
- 8/10-bit A/D converter
 - 8-bit or 10-bit resolution can be selected.
- Low power consumption (standby) modes
 - Stop mode
 - Sleep mode
 - · Watch mode
 - Time-base timer mode
- I/O port
 - MB95F562H/F563H/F564H (maximum no. of I/O ports: 16)

General-purpose I/O ports (N-ch open drain)

General-purpose I/O ports (CMOS I/O) : 15

MB95F562K/F563K/F564K (maximum no. of I/O ports: 17)

General-purpose I/O ports (N-ch open drain) : 2

General-purpose I/O ports (CMOS I/O) : 15

• MB95F572H/F573H/F574H (maximum no. of I/O ports: 4)

General-purpose I/O ports (N-ch open drain) : 1

General-purpose I/O ports (CMOS I/O) : 3

MB95F572K/F573K/F574K (maximum no. of I/O ports: 5)

General-purpose I/O ports (N-ch open drain) : 2 General-purpose I/O ports (CMOS I/O) : 3

MB95F582H/F583H/F584H (maximum no. of I/O ports: 12)

General-purpose I/O ports (N-ch open drain) : 1

General-purpose I/O ports (CMOS I/O) : 11

MB95F582K/F583K/F584K (maximum no. of I/O ports: 13)

General-purpose I/O ports (N-ch open drain) : 2

General-purpose I/O ports (CMOS I/O) : 11

- · On-chip debug
 - 1-wire serial control
 - Serial writing supported (asynchronous mode)
- Hardware/software watchdog timer
 - Built-in hardware watchdog timer
 - Built-in software watchdog timer
- Power-on reset
 - A power-on reset is generated when the power is switched on.
- Low-voltage detection reset circuit (available only on MB95F562K/F563K/F564K/F572K/F573K/F574K/ F582K/F583K/F584K)
 - Built-in low-voltage detector
- Clock supervisor counter
 - Built-in clock supervisor counter function
- Dual operation Flash memory
 - The program/erase operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.
- Flash memory security function
 - · Protects the content of the Flash memory

■ PRODUCT LINE-UP

• MB95560H Series

MB95560H Part number	Octies										
T dit number		MDOSESON	MDOSESOMI	MDOSESON	MDOSESON	MADOSESOM					
	MB95F562H	MB95F563H	MB95F564H	MB95F562K	MB95F563K	MB95F564K					
Parameter											
Туре		Flash memory product									
Clock											
supervisor	It supervises th	e main clock os	scillation.								
counter		Г	T	_	T						
Flash memory	8 Kbyte	8 Kbyte 12 Kbyte 20 Kbyte 8 Kbyte 12 Kbyte 20 Kby									
capacity	040 butos	406 butos	406 butos	040 bytes	406 butos	406 bytes					
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes					
Power-on reset			Y	es							
Low-voltage detection reset		No			Yes						
Reset input		Dedicated		Solor	ted through sof	ftwore					
·	. Number of be	asic instructions	: 136	Selec	ilea imougn soi	tware					
	 Number of base Instruction bis 		: 8 bits								
	 Instruction le 	0	: 1 to 3	hvtes							
	 Data bit length 										
	 Data bit length : 1, 8 and 16 bits Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz) 										
	 Interrupt prod 			(machine clock							
General-	• I/O ports (Max) : 16 • I/O ports (Max) : 17										
purpose I/O	• CMOS I/O : 15										
· ·	 N-ch open dr 			 N-ch open dr 							
Time-base timer	Interval time: 0	.256 ms to 8.3 s	s (external clock	frequency = 4	MHz)						
	 Reset genera 										
software		tion clock at 10									
watchdog timer				e clock of the h	ardware watcho	log timer.					
		to replace 3 byt									
	A wide range			e selected by a	dedicated relo	ad timer.					
	 It has a full duplex double buffer. Clock-synchronized serial data transfer and clock-asynchronized serial data transfer is en- 										
LIN-OAN I	 Clock-synchronized serial data transfer and clock-asynchronized serial data transfer is en- abled. 										
	The LIN function can be used as a LIN master or a LIN slave.										
	6 channels										
		esolution can be	e selected.								
	2 channels										
		n be configured	as an "8-bit time	er×2 channels"	or a "16-bit tim	er × 1 channel".					
6/ 10-bit											
composite timer	 It has built-in timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (seven types) and external clocks. 										
	 It can output 	It can output square wave.									
External	6 channels										
interrupt		dge detection (•	n be selected.)					
-		It can be used to wake up the device from the standby mode.									
On-chip debug	1-wire serial										
p	It supports serial writing (asynchronous mode).										

MB95F562H	MB95F563H	MB95F564H	MB95	F562K	MB95F563K	MB95F564K
Eight different t	ime intervals ca	an be selected.				
suspend/eras It has a flag ii Flash security	se-resume commodicating the copy feature for pro	mands. ompletion of the otecting the conf	operati	on of Em he Flash	nbedded Algorit	
Number of	cycles 1	000	1000	0 100000		
Data retent	ion time	20	years	10 yea	rs 5 years	
Sleep mode, st	op mode, watch	n mode, time-ba	se time	r mode		
LCC-32P-M19 FPT-20P-M09						
	Eight different t It supports a suspend/eras It has a flag ii Flash security Number of Data retent	MB95F562H Eight different time intervals ca It supports automatic prograuspend/erase-resume come It has a flag indicating the complex of program/erase Number of program/erase Data retention time	MB95F562H MB95F563H MB95F564H Eight different time intervals can be selected. It supports automatic programming (Embersuspend/erase-resume commands. It has a flag indicating the completion of the Flash security feature for protecting the cont Number of program/erase cycles 10 Data retention time 20 y Sleep mode, stop mode, watch mode, time-bar LCC-32 FPT-20	MB95F562H MB95F563H MB95F564H MB95 Eight different time intervals can be selected. It supports automatic programming (Embedded suspend/erase-resume commands. It has a flag indicating the completion of the operati Flash security feature for protecting the content of to Number of program/erase cycles 1000 Data retention time 20 years Sleep mode, stop mode, watch mode, time-base time LCC-32P-M19 FPT-20P-M09	MB95F562H MB95F563H MB95F564H MB95F562K Eight different time intervals can be selected. It supports automatic programming (Embedded Algorithr suspend/erase-resume commands. It has a flag indicating the completion of the operation of Em Flash security feature for protecting the content of the Flash Number of program/erase cycles 1000 1000 Data retention time 20 years 10 years Sleep mode, stop mode, watch mode, time-base timer mode LCC-32P-M19	MB95F562H MB95F563H MB95F564H MB95F562K MB95F563K Eight different time intervals can be selected. It supports automatic programming (Embedded Algorithm), and prograsuspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Flash security feature for protecting the content of the Flash memory. Number of program/erase cycles 1000 10000 100000 Data retention time 20 years 10 years 5 years. Sleep mode, stop mode, watch mode, time-base timer mode LCC-32P-M19 FPT-20P-M09

• MB95570H Series

Part number	Part number											
	MB95F572H	MB95F573H	MB95F574H	MB95F572K	MB95F573K	MB95F574K						
Parameter												
Type		Flash memory product										
Clock	- Idon memory product											
	It supervises th	supervises the main clock oscillation.										
counter	n caparricco in											
Flash memory	0.175	40 171- 1-	00 1/1- 1-	0.165	40.165	00.145						
capacity	8 Kbyte	12 Kbyte	20 Kbyte	8 Kbyte	12 Kbyte	20 Kbyte						
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes						
Power-on reset			Y	es								
Low-voltage		No			Yes							
detection reset					165							
Reset input		Dedicated		Selec	cted through sof	tware						
		asic instructions										
	Instruction bit		: 8 bits									
	Instruction leData bit lengt		: 1 to 3	bytes nd 16 bits								
					ck frequency = ⁻	16 25 MHz)						
	 Interrupt prod 				k frequency = 16							
	I/O ports (Ma		· ·	• I/O ports (Ma	<u> </u>	,						
	• CMOS I/Ò	´ : 3		• CMOS I/O	´ : 3							
purpose I/O	 N-ch open dr 	ain: 1		 N-ch open di 	rain: 2							
Time-base timer	Interval time: 0	.256 ms to 8.3 s	(external clock	frequency = 4	MHz)							
	 Reset general 											
software		tion clock at 10				La a Para a						
watchdog timer				e clock of the h	ardware watcho	log timer.						
_		to replace 3 byte	es of data.									
	No LIN-UART											
0, . 0	2 channels											
		esolution can be	e selected.									
	1 channel											
6/ 10-DIL	 The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". It has built-in timer function, PWC function, PWM function and input capture function. 											
COHOOSHE IIIHELL	• It has built-in timer function, PWC function, PWW function and input capture function. • Count clock: it can be selected from internal clocks (seven types) and external clocks.											
		It can output square wave.										
	2 channels	·										
External	 Interrupt by e 	dge detection (The rising edge	, falling edge, o	r both edges ca	n be selected.)						
interrupt	 It can be use 	d to wake up the	e device from st	tandby modes.	_							
	• 1-wire serial											
		erial writing (asy		de).								
Watch prescaler												
			- '	edded Algorith	ım) and progra	m/erase/erase-						
		se-resume com		amazatian of Ex	on board Alaya wit	la saa						
 It has a flag indicating the completion of the operation of Embedded Algorithr Flash memory Flash security feature for protecting the content of the Flash memory 						11111.						
i idoit illetiloty		•				¬						
	inumper of	program/erase	cycles 10	000 1000	00 100000							
I			Data retention time 20 years 10 years 5 years									
	Data retent	ion time	20	years 10 ye	ars 5 years							
Standby mode		ion time op mode, watch			ars 5 years							

• MB95580H Series

Part number		Series								
	MB95F582H	MB95F583H	MB95F584H	MB95F582K	MB95F583K	MB95F584K				
	WID931 30211	WID551 50511	WD331 30411	WID551 5021X	WD331 303K	WID551 50410				
Parameter	Flash memory product									
Туре			Flash mem	ory product						
Clock supervisor counter	It supervises th	e main clock os	scillation.							
Flash memory capacity	8 Kbyte	8 Kbyte 12 Kbyte 20 Kbyte 8 Kbyte 12 Kbyte 20 Kby								
RAM capacity	240 bytes	496 bytes	496 bytes	240 bytes	496 bytes	496 bytes				
Power-on reset			Y	es						
Low-voltage detection reset		No			Yes					
Reset input		Dedicated		Selec	ted through sof	ftware				
CPU functions	Instruction bitInstruction letData bit lengt	Number of basic instructions : 136 Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8 and 16 bits Minimum instruction execution time : 61.5 ns (machine clock frequency = 16.25 MHz) Interrupt processing time : 0.6 µs (machine clock frequency = 16.25 MHz)								
nurnosa I/O	I/O ports (MaCMOS I/ON-ch open dr	: 11		I/O ports (MaCMOS I/ON-ch open dr	´ : 11					
Time-base timer	Interval time: 0	.256 ms to 8.3 s	(external clock	frequency = 4	MHz)					
software watchdog timer	The sub-CR	tion clock at 10 clock can be us	ed as the sourc	,	ardware watcho	log timer.				
		to replace 3 byte								
LIN-UART	It has a full diClock-synchr abled.	of communicat uplex double bu onized serial da tion can be use	ffer. Ita transfer and	clock-asynchro	nized serial dat					
8/10-bit A/D	5 channels									
converter	8-bit or 10-bit re	esolution can be	e selected.							
composite timer	It has built-inCount clock:									
External	6 channels									
interrunt		edge detection (d to wake up the			r both edges ca	n be selected.)				
I/ In ohin dohila	1-wire serialIt supports se	control erial writing (asy	nchronous mod	de).						

(Continueu)								
Part number Parameter	MB95F582H	MB95F583H	MB95F584l	I MB9	5F582K	МВ	95F583K	MB95F584K
Watch prescaler	Eight different t	ime intervals ca	an be selecte	d.				
	suspend/eras It has a flag in Flash security Number of	It supports automatic programming (Embedded Algorithm) and program/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm.						
Standby mode	Sleep mode, st	op mode, watch	n mode, time	base tim	er mode			
Package			FPT	-32P-M19 -16P-M08 -16P-M23	3			

■ PACKAGES AND CORRESPONDING PRODUCTS

• MB95560H Series

Part number Package	MB95F562H	MB95F562K	MB95F563H	MB95F563K	MB95F564H	MB95F564K
LCC-32P-M19	0	0	0	0	0	0
FPT-20P-M09	0	0	0	0	0	0
FPT-20P-M10	0	0	0	0	0	0
FPT-16P-M08	Х	Х	Х	Х	Х	Х
FPT-16P-M23	Х	Х	Х	Х	Х	Х
FPT-8P-M08	Х	Х	Х	Х	Х	Х

• MB95570H Series

Part number Package	MB95F572H	MB95F572K	MB95F573H	MB95F573K	MB95F574H	MB95F574K
LCC-32P-M19	Х	Х	Х	Х	Х	Х
FPT-20P-M09	Х	Х	Х	Х	Х	Х
FPT-20P-M10	Х	Х	Х	Х	Х	Х
FPT-16P-M08	Х	Х	Х	Х	Х	Х
FPT-16P-M23	Х	Х	Х	Х	Х	Х
FPT-8P-M08	0	0	0	0	0	0

• MB95580H Series

Part number Package	MB95F582H	MB95F582K	MB95F583H	MB95F583K	MB95F584H	MB95F584K
LCC-32P-M19	0	0	0	0	0	0
FPT-20P-M09	Х	Х	Х	Х	Х	Х
FPT-20P-M10	Х	Х	Х	Х	Х	Х
FPT-16P-M08	0	0	0	0	0	0
FPT-16P-M23	0	0	0	0	0	0
FPT-8P-M08	Х	Х	Х	Х	Х	Х

O: Available X: Unavailable

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON PRODUCT SELECTION

• Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write. For details of current consumption, see "

ELECTRICAL CHARACTERISTICS".

Package

For details of information on each package, see "■ PACKAGES AND CORRESPONDING PRODUCTS" and "■ PACKAGE DIMENSION".


Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "■ ELECTRICAL CHARACTERISTICS".

• On-chip debug function

The on-chip debug function requires that V_{CC}, V_{SS} and 1 serial-wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 21 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in the hardware manual of the MB95560H/570H/580H Series.

■ PIN ASSIGNMENT



(Continued) $\begin{picture}(10,10) \put(0,0){\line(1,0){10}} \put(0$ 32 31 30 29 28 27 27 26 25 X1/PF1 24 [P07/INT07 (TOP VIEW) X0/PF0 _ 2 23 🗆 P12/EC0/DBG P06/INT06/TO01 Vss 3 22 [X1A/PG2 LCC-32P-M19 21 [P05/INT05/AN05/TO00 X0A/PG1 (MB95580H Series) P04/INT04/AN04/SIN/EC0 20 □ Vcc 6 19 [P03/INT03/AN03/SOT С P02/INT02/AN02/SCK 18 □ 8 The number of usable pins is 16. 17 RST/PF2 P01/AN01 0 0 0 0 0 0 0 0 X0/PF0 □ 16 P12/EC0/DBG (TOP VIEW) X1/PF1 2 15 D07/INT07 Vss [3 14] P06/INT06/TO01 X1A/PG2 [P05/INT05/AN05/TO00 FPT-16P-M08 X0A/PG1 [5 12 P04/INT04/AN04/SIN/EC0 FPT-16P-M23 Vcc [6 11 P03/INT03/AN03/SOT (MB95580H Series) RST/PF2 7 10 D01/AN01 СГ 8 9 P02/INT02/AN02/SCK (TOP VIEW) Vss [P12/EC0/DBG Vcc [2 P06/INT06/TO01 FPT-8P-M08 СГ □ P05/AN05/TO00 3 6 (MB95570H Series) RST/PF2 [P04/INT04/AN04/EC0 5

■ PIN FUNCTIONS (MB95560H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF1	В	General-purpose I/O port
'	X1	В	Main clock I/O oscillation pin
2	PF0	В	General-purpose I/O port
	X0		Main clock input oscillation pin
3	Vss	_	Power supply pin (GND)
4	PG2	С	General-purpose I/O port
7	X1A		Subclock I/O oscillation pin
5 -	PG1	С	General-purpose I/O port
3	X0A		Subclock input oscillation pin
6	Vcc	_	Power supply pin
7	С	_	Capacitor connection pin
	PF2		General-purpose I/O port
8	RST	Α	Reset pin Dedicated reset pin on MB95F562H/F563H/F564H
9	P63	Е	General-purpose I/O port High-current pin
	TO11	1	8/16-bit composite timer ch. 1 output pin
10	P62	Е	General-purpose I/O port High-current pin
	TO10		8/16-bit composite timer ch. 1 output pin
11			
12	NC	_	It is an internally connected pin. Always leave it unconnected.
13	140		The difficulty confected pill. Aways leave it unconficted.
14			
15	P00	D	General-purpose I/O port High-current pin
	AN00		A/D converter analog input pin
16	P64	E	General-purpose I/O port High-current pin
	EC1		8/16-bit composite timer ch. 1 clock input pin
17	P01	D	General-purpose I/O port High-current pin
	AN01	1	A/D converter analog input pin
	P02		General-purpose I/O port High-current pin
18	INT02	D	External interrupt input pin
	AN02	1	A/D converter analog input pin
<u> </u>	SCK		LIN-UART clock I/O pin

(Continued)

12

	Pin name	I/O circuit type*	Function
	P03		General-purpose I/O port High-current pin
19	INT03	D	External interrupt input pin
	AN03	1	A/D converter analog input pin
	SOT	1	LIN-UART data output pin
	P04		General-purpose I/O port
	INT04	1	External interrupt input pin
20	AN04	D	A/D converter analog input pin
	SIN	1	LIN-UART data input pin
	EC0	1	8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
21	INT05	D	External interrupt input pin
	AN05	1	A/D converter analog input pin
	TO00	1	8/16-bit composite timer ch. 0 output pin
	P06		General-purpose I/O port High-current pin
22	INT06	E	External interrupt input pin
	TO01	1	8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
23	EC0	F	8/16-bit composite timer ch. 0 clock input pin
	DBG	1	DBG input pin
24	P07	E	General-purpose I/O port High-current pin
	INT07	1	External interrupt input pin
25			
26			
27			
28	NC		It is an internally connected him. Always leave it unconnected
29			It is an internally connected pin. Always leave it unconnected.
30			
31			
32			

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN FUNCTIONS (MB95560H Series, 20 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF0	В	General-purpose I/O port
' Ī	X0		Main clock input oscillation pin
2	PF1	В	General-purpose I/O port
_	X1	7 6	Main clock I/O oscillation pin
3	Vss	_	Power supply pin (GND)
4	PG2	С	General-purpose I/O port
4	X1A		Subclock I/O oscillation pin
5	PG1	С	General-purpose I/O port
5	X0A	7	Subclock input oscillation pin
6	Vcc	_	Power supply pin
7	С	_	Capacitor connection pin
	PF2		General-purpose I/O port
8	RST	A	Reset pin Dedicated reset pin on MB95F562H/F563H/F564H
9	P62	E	General-purpose I/O port High-current pin
	TO10	7	8/16-bit composite timer ch. 1 output pin
10	P63	Е	General-purpose I/O port High-current pin
	TO11		8/16-bit composite timer ch. 1 output pin
11	P64	E	General-purpose I/O port High-current pin
	EC1		8/16-bit composite timer ch. 1 clock input pin
12	P00	D	General-purpose I/O port High-current pin
	AN00		A/D converter analog input pin
13	P01	D	General-purpose I/O port High-current pin
	AN01		A/D converter analog input pin
	P02		General-purpose I/O port High-current pin
14	INT02	D	External interrupt input pin
	AN02		A/D converter analog input pin
	SCK		LIN-UART clock I/O pin
	P03		General-purpose I/O port High-current pin
15	INT03	D	External interrupt input pin
	AN03		A/D converter analog input pin
	SOT	7	LIN-UART data output pin

Pin no.	Pin name	I/O circuit type*	Function
	P04		General-purpose I/O port
	INT04		External interrupt input pin
16	AN04	D	A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
17	17 INT05 AN05	D	External interrupt input pin
			A/D converter analog input pin
	TO00		8/16-bit composite timer ch. 0 output pin
	P06	_	General-purpose I/O port High-current pin
18	INT06	E	External interrupt input pin
	TO01		8/16-bit composite timer ch. 0 output pin
19	P07	Е	General-purpose I/O port High-current pin
INT07	INT07		External interrupt input pin
	P12		General-purpose I/O port
20	EC0	F	8/16-bit composite timer ch. 0 clock input pin
	DBG]	DBG input pin

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN FUNCTIONS (MB95570H Series, 8 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	Vss	_	Power supply pin (GND)
2	Vcc	_	Power supply pin
3	С	_	Capacitor connection pin
	PF2		General-purpose I/O port
4	RST	A	Reset pin Dedicated reset pin on MB95F572H/F573H/F574H
	P04		General-purpose I/O port
	INT04	D	External interrupt input pin
5	AN04	U	A/D converter analog input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05	_	General-purpose I/O port High-current pin
6	AN05	D	A/D converter analog input pin
-	TO00		8/16-bit composite timer ch. 0 output pin
_	P06	_	General-purpose I/O port High-current pin
7	INT06	E	External interrupt input pin
-	TO01		8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
8	EC0	F	8/16-bit composite timer ch. 0 clock input pin
	DBG		DBG input pin

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ PIN FUNCTIONS (MB95580H Series, 32 pins)

Pin no.	Pin name	I/O circuit type*	Function			
4	PF1	В	General-purpose I/O port			
1	X1	В	Main clock I/O oscillation pin			
2	PF0	В	General-purpose I/O port			
	X0	_ B	Main clock input oscillation pin			
3	Vss	_	Power supply pin (GND)			
4	PG2	С	General-purpose I/O port			
4	X1A	7	Subclock I/O oscillation pin			
_	PG1	С	General-purpose I/O port			
5	X0A	7	Subclock input oscillation pin			
6	Vcc	_	Power supply pin			
7	С	_	Capacitor connection pin			
	PF2		General-purpose I/O port			
8	RST	A	Reset pin Dedicated reset pin on MB95F582H/F583H/F584H			
9						
10			It is an internally connected pin. Always leave it unconnected.			
11						
12	NC					
13	140					
14						
15						
16						
17	P01	D	General-purpose I/O port High-current pin			
	AN01		A/D converter analog input pin			
	P02		General-purpose I/O port High-current pin			
18	INT02	D	External interrupt input pin			
	AN02		A/D converter analog input pin			
	SCK		LIN-UART clock I/O pin			
	P03		General-purpose I/O port High-current pin			
19	INT03	D	External interrupt input pin			
	AN03	7	A/D converter analog input pin			
	SOT	7	LIN-UART data output pin			

Pin no.	Pin name	I/O circuit type*	Function
	P04		General-purpose I/O port
	INT04		External interrupt input pin
20	AN04	D	A/D converter analog input pin
·	SIN		LIN-UART data input pin
Ì	EC0		8/16-bit composite timer ch. 0 clock input pin
	P05		General-purpose I/O port High-current pin
21	INT05	D	External interrupt input pin
·	AN05		A/D converter analog input pin
Ì	TO00		8/16-bit composite timer ch. 0 output pin
	P06	_	General-purpose I/O port High-current pin
22	INT06	E	External interrupt input pin
·	TO01		8/16-bit composite timer ch. 0 output pin
	P12		General-purpose I/O port
23	EC0	F	8/16-bit composite timer ch. 0 clock input pin
·	DBG		DBG input pin
24	P07	Е	General-purpose I/O port High-current pin
,	INT07		External interrupt input pin
25			
26			
27			
28	NC		It is an internally connected pin. Always leave it unconnected.
29	INC		it is an internally conflicted pin. Always leave it unconflicted.
30			
31			
32			

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".


■ PIN FUNCTIONS (MB95580H Series, 16 pins)


Pin no.	Pin name	I/O circuit type*	Function
4	PF0	Ь	General-purpose I/O port
1 1	X0	В	Main clock input oscillation pin
2	PF1	В	General-purpose I/O port
	X1		Main clock I/O oscillation pin
3	Vss	_	Power supply pin (GND)
4	PG2	С	General-purpose I/O port
4	X1A]	Subclock I/O oscillation pin
5 -	PG1	С	General-purpose I/O port
	X0A]	Subclock input oscillation pin
6	Vcc	_	Power supply pin
	PF2		General-purpose I/O port
7	RST	A	Reset pin Dedicated reset pin on MB95F582H/F583H/F584H
8	С	_	Capacitor connection pin
	P02		General-purpose I/O port High-current pin
9	INT02	D	External interrupt input pin
	AN02	1	A/D converter analog input pin
	SCK	1	LIN-UART clock I/O pin
10	P01	D	General-purpose I/O port High-current pin
	AN01	1	A/D converter analog input pin
	P03		General-purpose I/O port High-current pin
11	INT03	D	External interrupt input pin
	AN03	1	A/D converter analog input pin
	SOT	1	LIN-UART data output pin
	P04		General-purpose I/O port
	INT04	1	External interrupt input pin
12	AN04	D	A/D converter analog input pin
	SIN		LIN-UART data input pin
	EC0		8/16-bit composite timer ch. 0 clock input pin

(Continue	·u/		
Pin no.	Pin name	I/O circuit type*	Function
	P05		General-purpose I/O port High-current pin
13	INT05	D	External interrupt input pin
	AN05	1	A/D converter analog input pin
	TO00	1	8/16-bit composite timer ch. 0 output pin
14	P06	_	General-purpose I/O port High-current pin
	INT06	† E	External interrupt input pin
	TO01	1	8/16-bit composite timer ch. 0 output pin
15	P07	E	General-purpose I/O port High-current pin
	INT07]	External interrupt input pin
	P12		General-purpose I/O port
16	EC0	F	8/16-bit composite timer ch. 0 clock input pin
-	DBG	1	DBG input pin

^{*:} For the I/O circuit types, see "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE





■ NOTES ON DEVICE HANDLING

• Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating. In a CMOS IC, if a voltage higher than V_{CC} or a voltage lower than V_{SS} is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "1. Absolute Maximum Ratings" of "■ ELECTRICAL CHARACTERISTICS" is applied to the V_{CC} pin or the V_{SS} pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

• Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the Vcc power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in Vcc ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard Vcc value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

■ PIN CONNECTION

• Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the $V_{\rm CC}$ pin and the $V_{\rm SS}$ pin to the power supply and ground outside the device. In addition, connect the current supply source to the $V_{\rm CC}$ pin and the $V_{\rm SS}$ pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between the V_{CC} pin and the V_{SS} pin at a location close to this device.

• DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the Vcc or Vss pin when designing the layout of the printed circuit board. The DBG pin should not stay at "L" level after power-on until the reset output is released.

• RST pin


Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the \overline{RST} pin and the Vcc or Vss pin when designing the layout of the printed circuit board.


The PF2/RST pin functions as the reset input/output pin after power-on. In addition, the reset output of the PF2/RST pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

• C pin


Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S . For the connection to a smoothing capacitor C_S , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the C_S pin when designing the layout of a printed circuit board.




■ BLOCK DIAGRAM (MB95560H Series)



■ BLOCK DIAGRAM (MB95570H Series)



■ BLOCK DIAGRAM (MB95580H Series)




■ CPU CORE

• Memory Space

The memory space of the MB95560H/570H/580H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95560H/570H/580H Series are shown below.

Memory Maps



■ I/O MAP (MB95560H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000В
0001н	DDR0	Port 0 direction register	R/W	0000000В
0002н	PDR1	Port 1 data register	R/W	0000000В
0003н	DDR1	Port 1 direction register	R/W	0000000В
0004н	_	(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	PLLC	PLL control register	R/W	00000000в
0007н	SYCC	System clock control register	R/W	ХХХ11011в
0008н	STBC	Standby control register	R/W	00000000В
0009н	RSRR	Reset source register	R/W	000XXXXXB
000Ан	TBTC	Time-base timer control register	R/W	0000000В
000Вн	WPCR	Watch prescaler control register	R/W	0000000В
000Сн	WDTC	Watchdog timer control register	R/W	00ХХ0000в
000Дн	SYCC2	System clock control register 2	R/W	XXXX0011 _B
000Ен	STBC2	Standby control register 2	R/W	0000000В
000Fн to 0015н	_	(Disabled)	_	_
0016н	PDR6	Port 6 data register	R/W	00000000в
0017н	DDR6	Port 6 direction register	R/W	00000000в
0018н to 0027н	_	(Disabled)	_	_
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	00000000в
002Ан	PDRG	Port G data register	R/W	00000000В
002Вн	DDRG	Port G direction register	R/W	0000000В
002Сн	PUL0	Port 0 pull-up register	R/W	0000000В
002Dн to 0032н	_	(Disabled)	_	_
0033н	PUL6	Port 6 pull-up register	R/W	0000000В
0034н	_	(Disabled)	_	_
0035н	PULG	Port G pull-up register	R/W	0000000В
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0000000В
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0000000В
0038н	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	0000000В
0039н	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	0000000В
003Ан				
to 0048н	_	(Disabled)	_	_

004Ан ЕІС 004Вн ЕІС 004Сн, 004Dн	C10 C20 C30 /DR - CR MR SR S/TDR SCR CCR - DC1 DC2 DDH DDL	External interrupt circuit control register ch. 2/ch. 3 External interrupt circuit control register ch. 4/ch. 5 External interrupt circuit control register ch. 6/ch. 7 (Disabled) LVDR reset voltage selection ID register (Disabled) LIN-UART serial control register LIN-UART serial mode register LIN-UART serial status register LIN-UART receive/transmit data register LIN-UART extended status control register LIN-UART extended communication control register (Disabled) 8/10-bit A/D converter control register 1 8/10-bit A/D converter data register upper 8/10-bit A/D converter data register lower	R/W	0000000B 0000000B 0000000B 0000000B 000000
004Вн ЕІО 004Сн, 004Сн, 004Ен LV 004Ен LV 0050н SI 0051н SI 0052н SS 0053н RDF 0054н ES 0056н to 006Вн ОО6Сн АЕ 006Сн АЕ 006Ен АЕ 006Ен АЕ 0070н 0071н FS 0072н FS 0073н SW 0074н FS	C30 /DR CR MR SR R/TDR SCR CCR DC1 DC2 DDH	External interrupt circuit control register ch. 6/ch. 7 (Disabled) LVDR reset voltage selection ID register (Disabled) LIN-UART serial control register LIN-UART serial mode register LIN-UART serial status register LIN-UART receive/transmit data register LIN-UART extended status control register LIN-UART extended communication control register (Disabled) 8/10-bit A/D converter control register 1 8/10-bit A/D converter data register upper	R/W	ОООООООВ ОООООООВ ОООООООВ ОООООООВ ОООООООВ ОООООООВ ОООООО
004Сн, 004Dн	/DR CR MR SR R/TDR SCR CCR DC1 DC2 DDH	(Disabled) LVDR reset voltage selection ID register		— 0000000B — 0000000B 0000000B 0000100B 00000100B 000000XXB — 00000000B
004Dн	CR MR SR R/TDR SCR CCR DC1 DC2 DDH	LVDR reset voltage selection ID register (Disabled) LIN-UART serial control register LIN-UART serial mode register LIN-UART serial status register LIN-UART receive/transmit data register LIN-UART extended status control register LIN-UART extended communication control register (Disabled) 8/10-bit A/D converter control register 1 8/10-bit A/D converter data register upper	R/W R/W R/W R/W R/W R/W R/W	— 0000000B 0000100B 0000000B 0000000XXB — 00000000B 0000000B 0000000B
004Fн — — — — — — — — — — — — — — — — — — —	CR MR SR R/TDR SCR CCR DC1 DC2 DDH	(Disabled) LIN-UART serial control register LIN-UART serial mode register LIN-UART serial status register LIN-UART receive/transmit data register LIN-UART extended status control register LIN-UART extended communication control register (Disabled) 8/10-bit A/D converter control register 1 8/10-bit A/D converter data register upper	R/W R/W R/W R/W R/W R/W R/W	— 0000000B 0000100B 0000000B 0000000XXB — 00000000B 0000000B 0000000B
0050н Si 0051н Si 0052н Si 0053н RDF 0054н ES 0055н EC 0056н to 006Вн 006Сн АБ 006Сн АБ 006Бн АБ 006Бн АБ 0070н 0071н FS 0072н FS 0073н SW 0074н FS 0075н FS	MR SR R/TDR SCR CCR DC1 DC2 DDH	LIN-UART serial control register LIN-UART serial mode register LIN-UART serial status register LIN-UART receive/transmit data register LIN-UART extended status control register LIN-UART extended communication control register (Disabled) 8/10-bit A/D converter control register 1 8/10-bit A/D converter data register upper	R/W R/W R/W R/W R/W - R/W R/W	0000000B 0000100B 0000000B 0000000XXB 00000000B 0000000B
0051н SI 0052н SS 0053н RDF 0054н ES 0055н EC 0056н to 006Вн 006Сн АЕ 006Сн АЕ 006Бн АЕ 006Бн АЕ 0070н 0071н FS 0072н FS 0074н FS 0075н FS	MR SR R/TDR SCR CCR DC1 DC2 DDH	LIN-UART serial mode register LIN-UART serial status register LIN-UART receive/transmit data register LIN-UART extended status control register LIN-UART extended communication control register (Disabled) 8/10-bit A/D converter control register 1 8/10-bit A/D converter data register upper	R/W R/W R/W R/W R/W - R/W R/W	0000000B 0000100B 0000000B 0000000XXB 00000000B 0000000B
0052н Si 0053н RDF 0054н ES 0055н EC 0056н to 006Bн 006Сн AE 006Сн AE 006Ен AE 006Fн AE 0070н 0071н FS 0072h FS 0073h SW 0074h FS 0075h FS	SR R/TDR SCR CCR — DC1 DC2 DDH	LIN-UART serial status register LIN-UART receive/transmit data register LIN-UART extended status control register LIN-UART extended communication control register (Disabled) 8/10-bit A/D converter control register 1 8/10-bit A/D converter control register 2 8/10-bit A/D converter data register upper	R/W R/W R/W R/W R/W R/W	00001000B 00000100B 0000000XXB 00000000B 00000000B
0053н RDF 0054н ES 0055н EC 0056н to 006Bн 006Сн AE 006Ен AE 006Ен AE 0070н 0071н FS 0072н FS 0073н SW 0074н FS 0075н FS	R/TDR SCR CCR — DC1 DC2 DDH	LIN-UART receive/transmit data register LIN-UART extended status control register LIN-UART extended communication control register (Disabled) 8/10-bit A/D converter control register 1 8/10-bit A/D converter control register 2 8/10-bit A/D converter data register upper	R/W R/W R/W — R/W R/W	0000000B 000000XXB 0000000B 0000000B
0054н ES 0055н EC 0056н to 006Вн 006Сн AE 006Ен AE 006Ен AE 0070н 0071н FS 0072н FS 0074н FS 0075н FS 0076н WF	OC1 OC2 ODH	LIN-UART extended status control register LIN-UART extended communication control register (Disabled) 8/10-bit A/D converter control register 1 8/10-bit A/D converter control register 2 8/10-bit A/D converter data register upper	R/W R/W — R/W R/W	00000100в 000000XXв — 00000000в 00000000в
0055н EC 0056н to 006Вн 006Сн АЕ 006Ен АЕ 006Ен АЕ 0070н 0071н FS 0072н FS 0073н SW 0074н FS 0075н FS 0076н WF	DC1 DC2 DDH	LIN-UART extended communication control register (Disabled) 8/10-bit A/D converter control register 1 8/10-bit A/D converter control register 2 8/10-bit A/D converter data register upper	R/W R/W R/W R/W	000000XXв — 00000000в 0000000в
0056н to 006Вн 006Сн АЕ 006Сн АЕ 006Ен АЕ 006Ен АЕ 0070н 0071н FS 0072н FS 0073н SW 0074н FS 0075н FS 0076н WF	DC1 DC2 DDH	LIN-UART extended communication control register (Disabled) 8/10-bit A/D converter control register 1 8/10-bit A/D converter control register 2 8/10-bit A/D converter data register upper	R/W R/W R/W	— 00000000в 0000000в
to 006BH	DC2 DDH	8/10-bit A/D converter control register 1 8/10-bit A/D converter control register 2 8/10-bit A/D converter data register upper	R/W R/W	0000000В
006Dн AE 006Eн AE 006Fн AE 0070н 0071н FS 0072н FS 0073н SW 0074н FS 0075н FS	DC2 DDH	8/10-bit A/D converter control register 2 8/10-bit A/D converter data register upper	R/W R/W	0000000в
006Eн AD 006Fн AD 0070H 0071H FS 0072H FS 0073H SW 0074H FS 0075H FS 0076H WF	DDH	8/10-bit A/D converter data register upper	R/W	
006Fн AE 0070н 0071н FS 0072н FS 0073н SW 0074н FS 0075н FS 0076н WF		<u> </u>		0000000В
0070н 0071н FS 0072н FS 0073н SW 0074н FS 0075н FS 0076н WF	DDL	8/10-bit A/D converter data register lower		
0071н FS 0072н FS 0073н SW 0074н FS 0075н FS 0076н WF			R/W	0000000в
0072н F3 0073н SW 0074н F3 0075н F3 0076н WF	_	(Disabled)	_	_
0073н SW 0074н FS 0075н FS 0076н WF	SR2	Flash memory status register 2	R/W	0000000В
0074н FS 0075н FS 0076н WF 0077н WF	SR	Flash memory status register	R/W	000Х0000в
0075н FS 0076н WF 0077н WF	/RE0	Flash memory sector write control register 0	R/W	0000000В
0076н WF	SR3	Flash memory status register 3	R	000XXXXXB
0077н WF	SR4	Flash memory status register 4	R/W	0000000в
	REN	Wild register address compare enable register	R/W	0000000в
0079	ROR	Wild register data test setting register	R/W	0000000в
0078н -	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н IL	R0	Interrupt level setting register 0	R/W	111111111
007Ан IL	.R1	Interrupt level setting register 1	R/W	111111111
007Bн IL	R2	Interrupt level setting register 2	R/W	111111111
007Сн IL	R3	Interrupt level setting register 3	R/W	111111111
007Dн IL	_R4	Interrupt level setting register 4	R/W	111111111
007Ен IL	R5	Interrupt level setting register 5	R/W	111111111
007Fн -		(Disabled)	_	_
		, ,	R/W	0000000в
0F81н WR	ARH0	Wild register address setting register (upper) ch. 0		0000000В
0F82н WR	_	Wild register address setting register (upper) ch. 0 Wild register address setting register (lower) ch. 0	R/W	1 00000000

(Continued)



30

Address	Register abbreviation	Register name	R/W	Initial value
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000в
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000В
0F89 _H		(Dischlad)		
to 0F91⊦	_	(Disabled)		_
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000В
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0000000В
0F94н	T01DR	8/16-bit composite timer 01 data register	R/W	0000000В
0F95⊦	T00DR	8/16-bit composite timer 00 data register	R/W	0000000В
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000В
0F97н	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	0000000В
0F98н	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	0000000В
0F99н	T11DR	8/16-bit composite timer 11 data register	R/W	0000000В
0 F9 A н	T10DR	8/16-bit composite timer 10 data register	R/W	0000000в
0F9Вн	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	0000000В
0F9Сн to 0FBBн	_	(Disabled)	_	_
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000В
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000В
0FBEн to 0FC2н	_	(Disabled)	_	_
0FС3н	AIDRL	A/D input disable register (Lower)	R/W	0000000в
0FC4н to 0FE3н	_	(Disabled)	_	_
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	000XXXXXB
0FE5н	CRTL	Main CR clock trimming register (lower)	R/W	000XXXXXB
0FE6н	_	(Disabled)	_	_
0FE7н	CRTDA	Main CR clock temperature dependent adjustment register	R/W	00011111в
0FE8н	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	0000000В
0FEAн	CMDR	Clock monitoring data register	R/W	0000000В

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FEBн	WDTH	Watchdog timer selection ID register (upper)	R/W	XXXXXXXXB
0FEC _H	WDTL	Watchdog timer selection ID register (lower)	R/W	XXXXXXXXB
0FEDн to 0FFFн	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable / Writable

R : Read only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ I/O MAP (MB95570H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000В
0001н	DDR0	Port 0 direction register	R/W	0000000В
0002н	PDR1	Port 1 data register	R/W	0000000В
0003н	DDR1	Port 1 direction register	R/W	0000000В
0004н		(Disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	PLLC	PLL control register	R/W	00000000В
0007н	SYCC	System clock control register	R/W	ХХХ11011в
0008н	STBC	Standby control register	R/W	00000000В
0009н	RSRR	Reset source register	R/W	000XXXXXB
000Ан	TBTC	Time-base timer control register	R/W	00000000в
000Вн	WPCR	Watch prescaler control register	R/W	00000000В
000Сн	WDTC	Watchdog timer control register	R/W	00XX0000B
000Дн	SYCC2	System clock control register 2	R/W	XXXX0011 _B
000Ен	STBC2	Standby control register 2	R/W	00000000В
000Fн				
to	_	(Disabled)	_	_
0027н	DDDE	Dort E data register	DAM	0000000-
0028н	PDRF DDRF	Port F direction register	R/W R/W	00000000в
0029н 002 A н,	DURF	Port F direction register	H/VV	0000000в
002Aн, 002Bн	_	(Disabled)	_	_
002Сн	PUL0	Port 0 pull-up register	R/W	0000000В
002Dн				
to 0032н	_	(Disabled)	_	_
0032н	PUL6	Port 6 pull-up register	R/W	0000000в
0034н,				
0035н	_	(Disabled)		_
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0000000В
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0000000В
0038н		<u></u>		
to 0049н	_	(Disabled)	_	_
0049н	EIC20	External interrupt circuit control register ch. 4	R/W	0000000в
004Ан	EIC20	External interrupt circuit control register ch. 4	R/W	0000000В
004Бн	L1030		11/ //	OOOOOOOB
004Сн, 004Dн	_	(Disabled)	-	_
004Ен	LVDR	LVDR reset voltage selection ID register	R/W	0000000в
004Fн				
to 006Вн	_	(Disabled)	_	_
000DH				(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	00000000В
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	00000000В
006Ен	ADDH	8/10-bit A/D converter data register upper	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register lower	R/W	00000000в
0070н	_	(Disabled)	<u> </u>	_
0071н	FSR2	Flash memory status register 2	R/W	0000000В
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000В
0074н	FSR3	Flash memory status register 3	R	000XXXXXB
0075н	FSR4	Flash memory status register 4	R/W	0000000В
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	111111111в
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн, 007Сн	_	(Disabled)	_	_
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111в
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111в
007Fн	_	(Disabled)	_	_
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000В
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000В
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000В
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000В
0F89н to	_	(Disabled)	_	_
0F91н				
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000В
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0000000В
0F94н	T01DR	8/16-bit composite timer 01 data register	R/W	0000000в
0F95н	T00DR	8/16-bit composite timer 00 data register	R/W	0000000В
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000В
0F97н to		(Disabled)		
0FC2н	_	(Disabled)		(Continued)



(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FС3н	AIDRL	A/D input disable register (lower)	R/W	0000000в
0FC4н to 0FE3н	_	(Disabled)	_	_
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	000XXXXXB
0FE5н	CRTL	Main CR clock trimming register (lower)	R/W	000XXXXXB
0FE6н	_	(Disabled)		_
0FE7н	CRTDA	Main CR clock temperature dependent adjustment register	R/W	00011111в
0FE8н	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	0000000В
0FEAн	CMDR	Clock monitoring data register	R/W	0000000в
0FEBн	WDTH	Watchdog timer selection ID register (upper)	R/W	XXXXXXXX
0FEC _H	WDTL	Watchdog timer selection ID register (lower)	R/W	XXXXXXXXB
0FEDн to 0FFFн	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable / Writable

R : Read only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

■ I/O MAP (MB95580H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	00000000В
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	00000000В
0004н	_	(Disabled)	 	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	PLLC	PLL control register	R/W	00000000В
0007н	SYCC	System clock control register	R/W	ХХХ11011в
0008н	STBC	Standby control register	R/W	00000000В
0009н	RSRR	Reset source register	R/W	000XXXXXB
000Ан	TBTC	Time-base timer control register	R/W	00000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000В
000Сн	WDTC	Watchdog timer control register	R/W	00ХХ0000в
000Дн	SYCC2	System clock control register 2	R/W	XXXX0011 _B
000Ен	STBC2	Standby control register 2	R/W	0000000В
000Fн to 0027н	_	(Disabled)	_	_
0028н	PDRF	Port F data register	R/W	0000000В
0029н	DDRF	Port F direction register	R/W	0000000В
002Ан	PDRG	Port G data register	R/W	0000000В
002Вн	DDRG	Port G direction register	R/W	0000000В
002Сн	PUL0	Port 0 pull-up register	R/W	0000000В
002Dн to 0032н	_	(Disabled)	_	_
0033н	PUL6	Port 6 pull-up register	R/W	0000000В
0034н	_	(Disabled)	_	_
0035н	PULG	Port G pull-up register	R/W	0000000В
0036н	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	0000000В
0037н	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	0000000В
0038н to 0048н	_	(Disabled)	_	_
0049н	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	0000000В
004Ан	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	0000000В
004Сн, 004Dн		(Disabled)	_	_
004Ен	LVDR	LVDR reset voltage selection ID register	R/W	0000000В
004Fн	_	(Disabled)	_	_



Address	Register abbreviation	Register name	R/W	Initial value
0050н	SCR	LIN-UART serial control register	R/W	0000000В
0051н	SMR	LIN-UART serial mode register	R/W	0000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART receive/transmit data register	R/W	0000000В
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н to 006Вн	_	(Disabled)	_	_
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000В
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000В
006Ен	ADDH	8/10-bit A/D converter data register upper	R/W	0000000В
006Fн	ADDL	8/10-bit A/D converter data register lower	R/W	0000000В
0070н	_	(Disabled)	_	_
0071н	FSR2	Flash memory status register 2	R/W	0000000В
0072н	FSR	Flash memory status register	R/W	000Х0000в
0073н	SWRE0	Flash memory sector write control register 0	R/W	0000000В
0074н	FSR3	Flash memory status register 3	R	000XXXXXB
0075н	FSR4	Flash memory status register 4	R/W	0000000В
0076н	WREN	Wild register address compare enable register	R/W	0000000В
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	Mirror of register bank pointer (RP) and direct bank pointer (DP)	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	111111111
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	ILR2	Interrupt level setting register 2	R/W	111111111
007Сн	_	(Disabled)	_	_
007Dн	ILR4	Interrupt level setting register 4	R/W	111111111
007Ен	ILR5	Interrupt level setting register 5	R/W	111111111
007Fн	_	(Disabled)	_	_
0F80н	WRARH0	Wild register address setting register (upper) ch. 0	R/W	0000000В
0F81н	WRARL0	Wild register address setting register (lower) ch. 0	R/W	0000000В
0F82н	WRDR0	Wild register data setting register ch. 0	R/W	0000000В
0F83н	WRARH1	Wild register address setting register (upper) ch. 1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (lower) ch. 1	R/W	0000000В
0F85н	WRDR1	Wild register data setting register ch. 1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (upper) ch. 2	R/W	0000000В
0F87н	WRARL2	Wild register address setting register (lower) ch. 2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch. 2	R/W	0000000В



(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0F89н to 0F91н	_	(Disabled)	_	_
0F92н	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	0000000В
0F93н	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	0000000В
0F94н	T01DR	8/16-bit composite timer 01 data register	R/W	0000000В
0F95н	T00DR	8/16-bit composite timer 00 data register	R/W	0000000в
0F96н	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	0000000В
0F97н to 0FBBн	_	(Disabled)	_	_
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000В
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000В
0FBEн to 0FC2н	_	(Disabled)	_	_
0FС3н	AIDRL	A/D input disable register (Lower)	R/W	0000000В
0FC4н to 0FE3н	_	(Disabled)	_	_
0FE4н	CRTH	Main CR clock trimming register (upper)	R/W	000XXXXXB
0FE5н	CRTL	Main CR clock trimming register (lower)	R/W	000XXXXXB
0FE6н	_	(Disabled)	_	_
0FE7н	CRTDA	Main CR clock temperature dependent adjustment	R/W	00011111в
0FE8н	SYSC	System configuration register	R/W	11000011в
0FE9н	CMCR	Clock monitoring control register	R/W	0000000В
0FEAн	CMDR	Clock monitoring data register	R/W	0000000В
0FEB _H	WDTH	Watchdog timer selection ID register (upper)	R/W	XXXXXXXXB
0FEC _H	WDTL	Watchdog timer selection ID register (lower)	R/W	XXXXXXXX
0FEDн to 0FFFн	_	(Disabled)	_	_

• R/W access symbols

R/W : Readable / Writable

R : Read only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

38

■ INTERRUPT SOURCE TABLE (MB95560H Series)

		Vector tab	le address		Priority order of	
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)	
External interrupt ch. 4	IRQ00	FFFA⊦	FFFB⊦	L00 [1:0]	High	
External interrupt ch. 5	IRQ01	FFF8 _H	FFF9 _H	L01 [1:0]	A	
External interrupt ch. 2	IPO02	FFF6 _H	FFF7 _H	1.02 [1:0]		
External interrupt ch. 6	IRQ02	ГГГОН		L02 [1:0]		
External interrupt ch. 3	IRQ03	FFF4	FFFF	1.00.[4.0]		
External interrupt ch. 7	INQUS	FFF4 _H	FFF5⊦	L03 [1:0]		
_	IRQ04	FFF2 _H	FFF3⊦	L04 [1:0]		
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 _H	FFF1 _H	L05 [1:0]		
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]		
LIN-UART (reception)	IRQ07	FFECH	FFED⊦	L07 [1:0]		
LIN-UART (transmission)	IRQ08	FFEA⊦	FFEB⊦	L08 [1:0]		
_	IRQ09	FFE8 _H	FFE9 _H	L09 [1:0]		
_	IRQ10	FFE6⊦	FFE7 _H	L10 [1:0]		
_	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]		
_	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]		
_	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]		
8/16-bit composite timer ch. 1 (upper)	IRQ14	FFDE _H	FFDF _H	L14 [1:0]		
_	IRQ15	FFDC _H	FFDD⊦	L15 [1:0]		
_	IRQ16	FFDA⊦	FFDB⊦	L16 [1:0]		
_	IRQ17	FFD8⊦	FFD9 _H	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 _H	L18 [1:0]]	
Time-base timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]]	
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]		
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	FFCE _H	FFCF _H	L22 [1:0]		
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low	

■ INTERRUPT SOURCE TABLE (MB95570H Series)

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)
External interrupt ch. 4	IRQ00	FFFA⊦	FFFB⊦	L00 [1:0]	High
_	IRQ01	FFF8 _H	FFF9⊦	L01 [1:0]	A
_	IRQ02	FFF6⊦	FFF7 _H	L02 [1:0]	
External interrupt ch. 6	IIIQUZ	IIIOH	11178	LUZ [1.0]	
	IRQ03	FFF4 _H	FFF5 _H	L03 [1:0]	
_	IRQ04	FFF2 _H	FFF3 _H	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]	
_	IRQ07	FFEC⊦	FFED⊦	L07 [1:0]	
_	IRQ08	FFEAH	FFEBH	L08 [1:0]	
_	IRQ09	FFE8 _H	FFE9⊧	L09 [1:0]	
_	IRQ10	FFE6⊦	FFE7 _H	L10 [1:0]	
_	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]	
_	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]	
_	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]	
_	IRQ14	FFDEH	FFDF _H	L14 [1:0]	
_	IRQ15	FFDСн	FFDD⊦	L15 [1:0]	
_	IRQ16	FFDA⊦	FFDB⊦	L16 [1:0]	
_	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 _H	L18 [1:0]	
Time-base timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]	
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]	
_	IRQ22	FFCEH	FFCF _H	L22 [1:0]	▼
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low

■ INTERRUPT SOURCE TABLE (MB95580H Series)

	_	Vector tab	le address		Priority order of	
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)	
External interrupt ch. 4	IRQ00	FFFA _H	FFFB⊦	L00 [1:0]	High	
External interrupt ch. 5	IRQ01	FFF8⊦	FFF9⊦	L01 [1:0]	Å	
External interrupt ch. 2	IRQ02	EEE6	FFF7 _H	1.00 [1.0]		
External interrupt ch. 6	INQUZ	FFF6⊦		L02 [1:0]		
External interrupt ch. 3	IDOOO	FFF4	CCCE	1.02 [1.0]		
External interrupt ch. 7	IRQ03	FFF4 _H	FFF5⊦	L03 [1:0]		
_	IRQ04	FFF2 _H	FFF3 _H	L04 [1:0]		
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 _H	FFF1 _H	L05 [1:0]		
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEEH	FFEFH	L06 [1:0]		
LIN-UART (reception)	IRQ07	FFECH	FFEDH	L07 [1:0]		
LIN-UART (transmission)	IRQ08	FFEAH	FFEBH	L08 [1:0]		
_	IRQ09	FFE8 _H	FFE9 _H	L09 [1:0]		
_	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]		
_	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]		
_	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]		
_	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]		
_	IRQ14	FFDE	FFDF⊨	L14 [1:0]		
_	IRQ15	FFDСн	FFDD⊦	L15 [1:0]		
_	IRQ16	FFDA _H	FFDB _H	L16 [1:0]		
_	IRQ17	FFD8⊦	FFD9⊦	L17 [1:0]		
8/10-bit A/D converter	IRQ18	FFD6⊦	FFD7 _H	L18 [1:0]		
Time-base timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]		
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]		
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]		
_	IRQ22	FFCEH	FFCF _H	L22 [1:0]	▼	
Flash memory	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low	


■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Doromotor	Symbol	Rat	ing	Unit	Pomorko
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1	Vcc	Vss - 0.3	Vss + 6	V	
Input voltage*1	Vı	Vss - 0.3	Vss + 6	V	*2
Output voltage*1	Vo	Vss - 0.3	Vss + 6	V	*2
Maximum clamp current	I CLAMP	- 2	+ 2	mA	Applicable to specific pins*3
Total maximum clamp current	Σ CLAMP		20	mA	Applicable to specific pins*3
"L" level maximum	lol1		15	mA	Other than P05, P06, P62 and P63 ⁻⁴
output current	lol2	_	15	MA	P05, P06, P62 and P63 ^{*4}
"L" level average current	lolav1		4	mA	Other than P05, P06, P62 and P63 ⁻⁴ Average output current= operating current × operating ratio (1 pin)
L level average cullent	lolav2		12	IIIA	P05, P06, P62 and P63 ⁻⁴ Average output current= operating current × operating ratio (1 pin)
"L" level total maximum output current	ΣΙοι	_	48	mA	
"L" level total average output current	Σ lolav		50	mA	Total average output current= operating current × operating ratio (Total number of pins)
"H" level maximum	Іон1		– 15	mΛ	Other than P05, P06, P62 and P63 ⁻⁴
output current	Іон2	_	– 15	mA	P05, P06, P62 and P63 ^{*4}
"H" level average	Iонаv1		- 4		Other than P05, P06, P62 and P63 ⁻⁴ Average output current= operating current × operating ratio (1 pin)
current	lohav2		- 8	mA	P05, P06, P62 and P63 ⁻⁴ Average output current= operating current × operating ratio (1 pin)
"H" level total maximum output current	ΣІон	_	48	mA	
"H" level total average output current	ΣІонаν	_	- 50	mA	Total average output current= operating current × operating ratio (Total number of pins)
Power consumption	Pd		320	mW	
Operating temperature	TA	- 40	+ 85	°C	
Storage temperature	Tstg	- 55	+ 150	°C	

(Continued)

- *1: The parameter is based on the condition that Vss is 0.0 V.
- *2: V_I and V_O must not exceed V_{CC} + 0.3 V. V_I must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V_I rating.
- *3: Applicable to the following pins: P00 to P07, P62 to P64, PF0, PF1, PG1, PG2 (P00, and P62 to P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K. P01, P02, P03, P07, PF0. PF1, PG1 and PG2 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.)
 - Use under recommended operating conditions.
 - · Use with DC voltage (current).
 - The HV (High Voltage) signal is an input signal exceeding the Vcc voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
 - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
 - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential may pass through the protective diode to increase the potential of the Vcc pin, affecting other devices.
 - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
 - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
 - Do not leave the HV (High Voltage) input pin unconnected.
 - Example of a recommended circuit:



*4: P62 and P63 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.


2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks				
rarameter	Symbol	Min	Max	Oilit	Helifalks				
		2.4*1*2	5.5* ¹		In normal operation	Other than on-chip debug			
Power supply	Vcc	2.3	5.5	V	Hold condition in stop mode	mode			
voltage	VCC	2.9	5.5	\ \ \	In normal operation	On-chip debug mode			
		2.3	5.5		Hold condition in stop mode	On-only debug mode			
Smoothing capacitor	Cs	0.022	1	μF	*3				
Operating T _A		- 40	+ 85	°C	Other than on-chip debug mode				
temperature	IA	+ 5	+ 35		On-chip debug mode				

^{*1:} The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.

^{*3:} Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the Vcc pin must have a capacitance larger than Cs. For the connection to a smoothing capacitor Cs, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and Cs and the distance between Cs and the Vss pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

^{*2:} The value is 2.88 V when the low-voltage detection reset is used.

3. DC Characteristics

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

					Value	,		
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	VIH	P04	_	0.7 Vcc	_	Vcc + 0.3	V	Hysteresis input
"H" level input voltage	Vihs	P00*3 to P03*4, P05 to P07*4, P12, P62 to P64*3, PF0**4, PF1*4, PG1*4, PG2*4	_	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input
	VIHM	PF2	_	0.8 Vcc	_	Vcc + 0.3	٧	Hysteresis input
	VIL	P04	_	Vss - 0.3		0.3 Vcc	V	Hysteresis input
"L" level input voltage	VILS	P00*3 to P03*4, P05 to P07*4, P12, P62 to P64*3, PF0*4, PF1*4, PG1*4, PG2*4	_	Vss - 0.3	_	0.2 Vcc	٧	Hysteresis input
	VILM	PF2	_	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input
Open-drain output application voltage	V _D	P12, PF2	_	Vss - 0.3	_	Vss + 5.5	V	
"H" level output	V _{OH1}	P04, PF0*4, PF1*4, PG1*4, PG2*4	Iон = −4 mA	Vcc - 0.5		_	V	
voltage	V OH2	P00*3 to P03*4, P05 to P07*4, P62 to P64*3	Iон = −8 mA	Vcc - 0.5		_	V	
"L" level	V _{OL1}	P04, P12, PF0 to PF2*4, PG1*4, PG2*4	loL = 4 mA	_	_	0.4	V	
output voltage	V _{OL2}	P00*3 to P03*4, P05 to P07*4, P12, P62 to P64*3	loL = 12 mA	_	_	0.4	٧	
Input leak current (Hi-Z output leak current)	lu	All input pins	0.0 V < Vı < Vcc	- 5	_	+ 5	μΑ	When pull-up resistance is disabled
Pull-up resistance	Rpull	P00*3 to P07*4, P62 to P64*3, PG1*4, PG2*4*5	V1 = 0 V	25	50	100	kΩ	When pull-up resistance is enabled
Input capacitance	Cin	Other than Vcc and Vss	f = 1 MHz	_	5	15	pF	

(Vcc = 5.0 V \pm 10%, Vss = 0.0 V, Ta = - 40°C to + 85°C)

		Din nama			Value			Pomarks
Parameter	Symbol	Pin name	Condition	Min	Typ*1	Max*2	Unit	Remarks
			Fcн = 32 МНz Fмp = 16 МНz	_	3.6	5.8	mA	Except during Flash memory programming and erasing
	Icc		Main clock mode (divided by 2)	_	7.5	13.8	mA	During Flash memory programming and erasing
					4.1	9.1	mA	At A/D conversion
	Iccs Vcc	FCH = 32 MHz FMP = 16 MHz Main sleep mode (divided by 2)	_	1.3	3	mA		
	Iccl	(External clock operation)	F _{CL} = 32 kHz F _{MPL} = 16 kHz Subclock mode (divided by 2) T _A = + 25°C	_	49	145	μΑ	
Power supply current*5	IccLs*6		F _{CL} = 32 kHz F _{MPL} = 16 kHz Subsleep mode (divided by 2) T _A = + 25°C	_	6	10	μΑ	
	І сст*6		F _{CL} = 32 kHz Watch mode Main stop mode T _A = + 25°C	_	5	9	μΑ	
	Іссмск	Vcc	F _{CRH} = 4 MHz F _{MP} = 4 MHz Main CR clock mode	_	1.1	4.6	mA	
	Iccscr	VCC	Sub-CR clock mode (divided by 2) T _A = + 25°C	_	58.1	230	μA	
	Ісстѕ	Vcc (External clock	F _{CH} = 32 MHz Time-base timer mode T _A = + 25°C	_	330	370	μA	
	Іссн	operation)	Substop mode T _A = + 25°C	_	4	15	μΑ	Main stop mode for a single external clock product

(Continued)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks	
raiailletei	Syllibol	riii ilailie	Condition	Min	Typ*1	Max*2	Oill	Tiemarks	
	ILVD		Current consumption for low-voltage detection circuit only	_	4	7	μΑ		
Power supply current*5	V Icrh Vcc	Current consumption for the main CR oscillator	_	240	320	μΑ			
Icrl			Current consumption for the sub-CR oscillator oscillating at 100 kHz		7	20	μΑ		

^{*1:} $V_{CC} = 5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$

- *5: The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (ILVD) to one of the value from Icc to Icch. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (ICRH, ICRL) and a specified value. In on-chip debug mode, the CR oscillator (ICRH) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.
 - See "4. AC Characteristics: (1) Clock Timing" for Fch and Fcl.
 - See "4. AC Characteristics: (2) Source Clock / Machine Clock" for FMP and FMPL.

^{*2:} Vcc = 5.5 V, $T_A = +85^{\circ}\text{C}$ (unless otherwise specified)

^{*3:} P00, P62, P63 and P64 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

^{*4:} P01, P02, P03, P07, PF0, PF1, PG1 and PG2 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.

^{*6:} In sub-CR clock mode, the power supply current value will become the sum of adding Icrl to Iccls or Iccl. In addition, when the sub-CR clock mode is selected with FMPL being 50 kHz, the current consumption will increase accordingly.

4. AC Characteristics

(1) Clock Timing

 $(Vcc = 2.4 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$

		5.		`	Value		1	- 0.0 V, 1X - +0 0 to 1 00 0)
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
	Fсн	X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used
	ГСН	X0	X1 : open	1	_	12		When the main external clock
		X0, X1	*	1	_	32.5	MHz	is used
				3.92	4	4.08	MHz	Operating conditions The main CR clock is used. O°C < TA < +70°C
				3.8	4	4.2	MHz	Operating conditions • The main CR clock is used. • − 40 °C ≤ T _A < 0 °C, + 70 °C < T _A ≤ + 85 °C
				7.84	8	8.16	MHz	Operating conditions • PLL multiplier: 2 • 0°C < T _A < +70°C
				7.6	8	8.4	MHz	Operating conditions • PLL multiplier: 2 • − 40 °C ≤ T _A < 0 °C, + 70 °C < T _A ≤ + 85 °C
		_	_	9.8	10	10.2	MHz	Operating conditions PLL multiplier: 2.5 O°C < T _A < +70°C
Clock frequency	Fсян			9.5	10	10.5	MHz	Operating conditions • PLL multiplier: 2.5 • − 40 °C ≤ T _A < 0 °C, + 70 °C < T _A ≤ + 85 °C
				11.76	12	12.24	MHz	Operating conditions PLL multiplier: 3 O°C < TA < +70°C
				11.4	12	12.6	MHz	Operating conditions • PLL multiplier: 3 • − 40 °C ≤ T _A < 0 °C, + 70 °C < T _A ≤ + 85 °C
				15.68	16	16.32	MHz	Operating conditions PLL multiplier: 4 O°C < TA < +70°C
				15.2	16	16.8	MHz	Operating conditions • PLL multiplier: 4 • − 40 °C ≤ T _A < 0 °C, + 70 °C < T _A ≤ + 85 °C
	FcL	X0A, X1A		_	32.768	_	kHz	When the sub-oscillation circuit is used
				_	32.768		kHz	When the sub-external clock is used
	FCRL	_	_	50	100	150	kHz	When the sub-CR clock is used

(Continued)

48

(Continued)

(Vcc = 2.4 V to 5.5 V, Vss = 0.0 V, $T_A = -40^{\circ}C$ to $+85^{\circ}C$)

Parameter	Symbol	Din name	Condition		Value		Unit	Remarks	
Parameter	Syllibol	Fill Haille	Condition	Min	Тур	Max	Oill	nemarks	
	+	X0, X1	_	61.5	-	1000	ns	When the main oscillation circuit is used	
Clock cycle time	t HCYL	X0	X1 : open	83.4	_	1000	ns	When an external clock is	
une		X0, X1	*	30.8		1000	ns	used	
	tLCYL	X0A, X1A	_		30.5	_	μs	When the subclock is used	
	tw _{H1}	X0	X1 : open	33.4	_	_	ns	Mhan an autarnal alask is	
Input clock	twL1	X0, X1	*	14.4	_	_	ns	When an external clock is used, the duty ratio should	
pulse width	twH2	X0A	_	_	15.2	_	μs	range between 40% and 60%	
Input clock rise	t cr	X0	X1 : open		_	5	ns	When an external clock is	
time and fall time	t _{CF}	X0, X1	*	_		5	ns	used	
CR oscillation	tcrhwk	_	_	_		50	μs	When the main CR clock is used	
start time	tcrlwk			_	_	30	μs	When the sub-CR clock is used	

^{*:} The external clock signal is input to X0 and the inverted external clock signal to X1.

• Input waveform generated when an external clock (main clock) is used


X0, X1


0.2 Vcc


0.2 Vcc

0.2 Vcc

0.2 Vcc








(2) Source Clock / Machine Clock


 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

Dawa wa atau	0	Pin		Value		11!4	Domonto.				
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks				
			61.5	_	2000	ns	When the main external clock is used Min: FcH = 32.5 MHz, divided by 2 Max: FcH = 1 MHz, divided by 2				
Source clock cycle time*1	t sclk	_	62.5		1000	ns	When the main CR clock is used Min: Fcrh = 4 MHz, multiplied by 4 Max: Fcrh = 4 MHz, divided by 4				
			_	61	1	μs	When the sub-oscillation clock is used FcL = 32.768 kHz, divided by 2				
			_	20	1	μs	When the sub-CR clock is used FCRL = 100 kHz, divided by 2				
	F _{SP}		0.5	_	16.25	MHz	When the main oscillation clock is used				
Source clock	FSP		_	4	_	MHz	When the main CR clock is used				
frequency		_	_	16.384	_	kHz	When the sub-oscillation clock is used				
	Fspl		_	50	_	kHz	When the sub-CR clock is used FCRL = 100 kHz, divided by 2				
							61.5	_	32000	ns	When the main oscillation clock is used Min: F _{SP} = 16.25 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16
Machine clock cycle time*2 (minimum	t мськ		250	_	1000	ns	When the main CR clock is used Min: F _{SP} = 4 MHz, no division Max: F _{SP} = 4 MHz, divided by 4				
instruction execution time)	IMCLK	_	61	_	976.5	μs	When the sub-oscillation clock is used Min: F _{SPL} = 16.384 kHz, no division Max: F _{SPL} = 16.384 kHz, divided by 16				
			20		320	μs	When the sub-CR clock is used Min: F _{SPL} = 50 kHz, no division Max: F _{SPL} = 50 kHz, divided by 16				
	Fмp		0.031	_	16.25	MHz	When the main oscillation clock is used				
Machine clock	I MP		0.25	_	16	MHz	When the main CR clock is used				
frequency			1.024	_	16.384	kHz	When the sub-oscillation clock is used				
	FMPL		3.125	_	50	kHz	When the sub-CR clock is used FCRL = 100 kHz				

^{*1:} This is the clock before it is divided according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV1, DIV0). This source clock is divided to become a machine clock according to the division ratio set by the machine clock division ratio select bits (SYCC:DIV1, DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- PLL multiplication of main clock (Select a multiplier from 2, 2.5, 3 and 4.)
- Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2
- *2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
 - Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16






(3) External Reset

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

Parameter	Symbol	Value			Remarks	
Faranietei	Syllibol	Min	Max	Unit	nemarks	
		2 tмськ*1	_	ns	In normal operation	
RST "L" level pulse width	t RSTL	Oscillation time of the oscillator*2 + 200	_	μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on	
		200	_	μs	In time-base timer mode	

^{*1:} See "(2) Source Clock / Machine Clock" for tmclk.


*2: The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.




(4) Power-on Reset

$$(Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$$

Parameter	Symbol	Condition	Va	lue	Unit	Remarks
raiametei	Syllibol	Condition	Min	Max	Oilit	nemarks
Power supply rising time	t⊓	_	_	50	ms	
Power supply cutoff time	toff	_	1	_	ms	Wait time until power-on




Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.



(5) Peripheral Input Timing

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

Parameter	Symbol	Pin name	Val	lue	Unit
raidilletei	Syllibol	Fill flame	Min	Max	Ollit
Peripheral input "H" pulse width	tılıн	INT02 to INT07*1,*2, EC0*1, EC1*3	2 tmcLK*4	_	ns
Peripheral input "L" pulse width	tıнıL	11110210111107 7 , 200 , 201 4	2 tmclk*4	1	ns



^{*1:} INT04, INT06 and EC0 are available on all products.

^{*2:} INT02, INT03, INT05 and INT07 are only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K.

^{*3:} EC1 is only available on MB95F562H/F562K/F563H/F563K/F564H/F564K.

^{*4:} See "(2) Source Clock / Machine Clock" for tmclk.

(6) LIN-UART Timing (only available on MB95F562H/F562K/F563H/F563K/F564H/F564K/F582H/F582K/F583H/F583K/F584H/F584K)

Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is disabled*2. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)


$$(Vcc = 5.0 \text{ V} \pm 10\%, \text{AVss} = \text{Vss} = 0.0 \text{ V}, \text{T}_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$$


Parameter	Symbol	Pin name Condition		Va	lue	Unit	
raiailletei	Symbol Pili han		Condition	Min	Max	Oille	
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns	
$SCK \downarrow \to SOT$ delay time	tslovi	SCK, SOT	Internal clock operation output pin:	- 50	+ 50	ns	
Valid SIN → SCK ↑	t ıvsнı	SCK, SIN	C _L = 80 pF + 1 TTL	tмськ*3 + 80	_	ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	t shixi	SCK, SIN	'	0	_	ns	
Serial clock "L" pulse width	t slsh	SCK		3 tмськ*3 — tr	_	ns	
Serial clock "H" pulse width	t shsl	SCK		tмськ*3 + 10	_	ns	
$SCK \downarrow \to SOT$ delay time	t slove	SCK, SOT	External clock	_	2 tmcLK*3 + 60	ns	
Valid SIN → SCK ↑	tivshe	SCK, SIN	operation output pin:	30	_	ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	t shixe	SCK, SIN	C∟ = 80 pF + 1 TTL	tмськ*3 + 30	_	ns	
SCK fall time	t⊧	SCK		_	10	ns	
SCK rise time	t⊓	SCK		_	10	ns	

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*2:} The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

^{*3:} See "(2) Source Clock / Machine Clock" for tmclk.





Sampling is executed at the falling edge of the sampling clock *1 , and serial clock delay is disabled *2 . (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$


Dovometor	Cumbal	Din nama	Condition	Va	11:4	
Parameter	Symbol Pin name		Condition	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
SCK $\uparrow \rightarrow$ SOT delay time	tshovi	SCK, SOT	Internal clock	- 50	+ 50	ns
Valid SIN \rightarrow SCK $↓$	tıvslı	SCK, SIN	operation output pin: $C_L = 80 \text{ pF} + 1 \text{ TTL}$	tмськ*3 + 80	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	tslixi	SCK, SIN	'	0	_	ns
Serial clock "H" pulse width	t shsl	SCK		3 tмськ*3 — tr	_	ns
Serial clock "L" pulse width	tslsh	SCK		tмськ*3 + 10	_	ns
SCK $\uparrow \rightarrow$ SOT delay time	tshove	SCK, SOT	External clock	_	2 tmcLK*3 + 60	ns
Valid SIN → SCK \downarrow	tivsle	SCK, SIN	operation output pin:	30	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	tslixe	SCK, SIN	C _L = 80 pF + 1 TTL	tмськ*3 + 30	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	t⊓	SCK		_	10	ns


^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

58

^{*2:} The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

^{*3:} See "(2) Source Clock / Machine Clock" for tmclk.






Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is enabled*2. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

Parameter	Symbol	bol Pin name Condition		Va	Unit	
raiailletei	Symbol Pin name		Condition	Min	Max	Oiiit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
SCK $\uparrow \rightarrow$ SOT delay time	t shovi	SCK, SOT	Internal clock	- 50	+ 50	ns
Valid SIN \rightarrow SCK $↓$	tıvslı	SCK, SIN	operation output pin:	tмськ*3 + 80	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	tslixi	SCK, SIN	C _L = 80 pF + 1 TTL	0	_	ns
$SOT \to SCK \downarrow delay\ time$	t sovli	SCK, SOT		3 tmcLK*3 - 70	_	ns

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*3:} See "(2) Source Clock / Machine Clock" for tmclk.



60

^{*2:} The serial clock delay function is a function that delays the output signal of the serial clock for half clock.


Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is enabled*2. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)

 $(Vcc = 5.0 V \pm 10\%, Vss = 0.0 V, T_A = -40^{\circ}C to + 85^{\circ}C)$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit
Farameter	Symbol Pili hame		Condition	Min	Max	Oilit
Serial clock cycle time	tscyc	SCK		5 t мськ* ³	_	ns
$SCK \downarrow \to SOT$ delay time	tslovi	SCK, SOT	Internal clock	- 50	+ 50	ns
Valid SIN → SCK ↑	tıvsнı	SCK, SIN	operating output pin:	tмськ*3 + 80	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	t shixi	SCK, SIN	C _L = 80 pF + 1 TTL	0	_	ns
$SOT \rightarrow SCK \uparrow delay time$	tsovнı	SCK, SOT		3 tmcLK*3 - 70	_	ns

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

^{*3:} See "(2) Source Clock / Machine Clock" for tmclk.




^{*2:} The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

(7) Low-voltage Detection

 $(Vss = 0.0 V, TA = -40^{\circ}C to + 85^{\circ}C)$

Parameter	Symbol		Value		Unit	Remarks	
Parameter	Symbol	Min	Тур	Max	Ullit	neiliaiks	
		2.52	2.7	2.88			
Release voltage*	V_{DL+}	2.61	2.8	2.99	V	At power supply rise	
Tielease voltage	V DL+	2.89	3.1	3.31]	At power supply rise	
		3.08	3.3	3.52			
		2.43	2.6	2.77			
Detection voltage*	V_{DL-}	2.52	2.7	2.88	V	At power supply fall	
Detection voltage	V DL-	2.80	3	3.20	V	At power supply fail	
		2.99	3.2	3.41			
Hysteresis width	V _{HYS}	_	_	100	mV		
Power supply start voltage	V_{off}	_	_	2.3	V		
Power supply end voltage	Von	4.9	_	_	V		
Power supply voltage change time (at power supply rise)	t r	650	_	_	μs	Slope of power supply that the reset release signal generates within the rating (V _{DL+})	
Power supply voltage change time (at power supply fall)	tr	650	ı	I	μs	Slope of power supply that the reset detection signal generates within the rating (V _{DL} -)	
Reset release delay time	t d1	_	_	30	μs		
Reset detection delay time	t d2			30	μs		
LVD threshold voltage transition stabilization time	tstb	10	_	_	μs		

^{*:} The release voltage and the detection voltage can be selected by using the LVD reset voltage selection ID register (LVDR) in the low-voltage detection reset circuit. For details of the LVDR register, refer to "CHAPTER 18 LOW-VOLTAGE DETECTION RESET CIRCUIT" in the hardware manual of the MB95560H/570H/580H Series.



5. A/D Converter

(1) A/D Converter Electrical Characteristics


 $(Vcc = 2.7 \text{ V to } 5.5 \text{ V}, Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$


			•			
Parameter	Symbol		Value	Unit	Remarks	
Parameter	Syllibol	Min Typ		Max	Oilit	nemarks
Resolution		_	_	10	bit	
Total error		- 3	_	+ 3	LSB	
Linearity error	_	- 2.5	_	+ 2.5	LSB	
Differential linear error		- 1.9	_	+ 1.9	LSB	
Zero transition voltage	Vот	Vss – 7.2 LSB	Vss + 0.5 LSB	Vss + 8.2 LSB	٧	
Full-scale transition voltage	V _{FST}	Vcc – 6.2 LSB	Vcc – 1.5 LSB	Vcc + 9.2 LSB	٧	
Compare time	_	3	_	10	μs	2.7 V ≤ Vcc ≤ 5.5 V
Sampling time	_	0.517	_	∞	μs	$2.7~V \le V_{\text{CC}} \le 5.5~V,$ with external impedance < $3.3~\text{k}\Omega$
Analog input current	Iain	- 0.3	_	+ 0.3	μΑ	
Analog input voltage	Vain	Vss	_	Vcc	V	

(2) Notes on Using the A/D Converter

• External impedance of analog input and its sampling time

• The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.





• A/D conversion error

As IVcc – Vssl decreases, the A/D conversion error increases proportionately.

(3) Definitions of A/D Converter Terms

Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

• Linearity error (unit: LSB)

It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000" \leftarrow "00 0000 0001") of a device to


the full-scale transition point ("11 1111 1111" $\leftarrow \rightarrow$ "11 1111 1110") of the same device.

• Differential linear error (unit: LSB)

It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

• Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.



(Continued) Zero transition error Full-scale transition error 004н Ideal characteristic Actual conversion characteristic Actual conversion characteristic 003н Digital output HD4S HD4S Digital output **V**FST 002н Actual conversion (measurement Ideal characteristic value) characteristic 001н Actual conversion characteristic **З**ГСн Vot (measurement value) Analog input Vcc Analog input Vss Vcc Linearity error Differential linearity error Ideal characteristic Actual conversion 3FF_H characteristic (N+1)H 3FEн Actual conversion $\{1 \text{ LSB} \times \text{N} + \text{Vot}\}$ characteristic 3FD_H V(N+1)T VFST Digital output H(1-N) Digital output (measurement value) 004н Actual conversion 003н characteristic Ideal Actual conversion 002н characteristic characteristic (N-2)H 001н Vor (measurement value) Analog input Vcc Analog input Vcc Vss Vss $\begin{array}{c} \text{Differential linear error} \\ \text{of digital output N} \end{array} = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1$ Linearity error $VNT - \{1 LSB \times N + VOT\}$ of digital output N 1 LSB N : A/D converter digital output value VNT: Voltage at which the digital output transits from (N - 1)H to NH Vot (ideal value) = Vss + 0.5 LSB [V] VFST (ideal value) = Vcc - 2 LSB [V]

6. Flash Memory Program/Erase Characteristics

Dovometov	Value			Unit	Remarks	
Parameter	Min Typ M		Max	Unit	Hemarks	
Sector erase time (2 Kbyte sector)	_	0.3*1	1.6	s	The time of writing 00 _H prior to erasure is excluded.	
Sector erase time (16 Kbyte sector)	_	0.6*1	3.1	s	The time of writing 00 _H prior to erasure is excluded.	
Byte writing time	_	17	272	μs	System-level overhead is excluded.	
Program/erase cycle	100000	_	_	cycle		
Power supply voltage at program/erase	2.4	_	5.5	V		
Flash memory data retention time	5* ²	_	_	year	Average T _A = + 85°C	

^{*1:} Vcc = 5.5 V, $T_A = +25^{\circ}\text{C}$, 0 cycle


^{*2:} This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being + 85°C).

■ SAMPLE CHARACTERISTICS


• Power supply current temperature characteristics

Icc - Vcc


 $T_A = +25$ °C, $F_{MP} = 2, 4, 8, 10, 16$ MHz (divided by 2) Main clock mode with the external clock operating




 $I_{\text{CCS}} - V_{\text{CC}}$ $T_{\text{A}} = +25^{\circ}\text{C}, \; F_{\text{MP}} = 2, \; 4, \; 8, \; 10, \; 16 \; \text{MHz} \; (\text{divided by 2})$ Main sleep mode with the external clock operating




 $T_A = +25$ °C, $F_{MPL} = 16$ kHz (divided by 2) Subclock mode with the external clock operating




 $\label{eq:lcc-TA} I_{\text{CC}} = 5.5 \text{ V}, \, F_{\text{MP}} = 10, \, 16 \text{ MHz (divided by 2)}$ Main clock mode with the external clock operating





 $V_{CC} = 5.5 \text{ V}, F_{MP} = 10, 16 \text{ MHz (divided by 2)}$ Main sleep mode with the external clock operating




 $V_{CC} = 5.5 \text{ V}$, $F_{MPL} = 16 \text{ kHz}$ (divided by 2) Subclock mode with the external clock operating











 $\label{eq:lcct} \begin{array}{l} I_{\text{CCT}}-T_{\text{A}} \\ V_{\text{CC}}=5.5 \text{ V}, \text{ F}_{\text{MPL}}=16 \text{ kHz (divided by 2)} \\ \text{Watch mode with the external clock operating} \end{array}$



 $I_{\text{CCTS}} - T_{\text{A}}$ $V_{\text{CC}} = 5.5 \text{ V}, \ F_{\text{MP}} = 10, \ 16 \ \text{MHz} \ (\text{divided by 2})$ Time-base timer mode with the external clock operating



(Continued)



6

5

Vcc[V]

8.0

0.6

0.4

0.2


0.0


2

3


lccrs[mA]

(Continued)







 $I_{\text{CCMCR}}-V_{\text{CC}}$ $T_{\text{A}}=+25^{\circ}C,\ F_{\text{MP}}=4\ \text{MHz (no division)}$ Main clock mode with the main CR clock operating




 $I_{\text{CCSCR}} - V_{\text{CC}}$ $T_{\text{A}} = +25^{\circ}\text{C}, \; F_{\text{MPL}} = 50 \; \text{kHz (divided by 2)}$ Subclock mode with the sub-CR clock operating




$I_{\text{CCH}} - T_{\text{A}}$ $V_{\text{CC}} = 5.5 \text{ V, } F_{\text{MPL}} = (\text{stop})$ Substop mode with the external clock stopping




 $\label{eq:Vcc} I_{\text{CCMCR}} - T_{\text{A}}$ $V_{\text{CC}} = 5.5 \text{ V}, \text{ F}_{\text{MP}} = 4 \text{ MHz (no division)}$ Main clock mode with the main CR clock operating





 $\label{eq:lccscr} \begin{aligned} &\text{Iccscr} - \text{Ta} \\ &\text{Vcc} = 5.5 \text{ V}, \text{ F}_{\text{MPL}} = 50 \text{ kHz (divided by 2)} \\ &\text{Subclock mode with the sub-CR clock operating} \end{aligned}$




• Input voltage characteristics







• Pull-up characteristics




■ MASK OPTIONS


		MB95F562H	MB95F562K
		MB95F563H	MB95F563K
		MB95F564H	MB95F564K
		MB95F572H	MB95F572K
l	Part Number o.	MB95F573H	MB95F573K
No.		MB95F574H	MB95F574K
		MB95F582H	MB95F582K
		MB95F583H	MB95F583K
		MB95F584H	MB95F584K
	Selectable/Fixed	Fix	red
1	Low-voltage detection reset	Without low-voltage detection reset With low-voltage detection res	
2	Reset	With dedicated reset input Without dedicated reset input	

■ ORDERING INFORMATION


Part Number	Package
MB95F562HWQN-G-JNE1	
MB95F562HWQN-G-JNERE1	
MB95F562KWQN-G-JNE1	
MB95F562KWQN-G-JNERE1	
MB95F563HWQN-G-JNE1	
MB95F563HWQN-G-JNERE1	32-pin plastic QFN
MB95F563KWQN-G-JNE1	(LCC-32P-M19)
MB95F563KWQN-G-JNERE1	(100 021 11110)
MB95F564HWQN-G-JNE1	
MB95F564HWQN-G-JNERE1	
MB95F564KWQN-G-JNE1	
MB95F564KWQN-G-JNERE1	
MB95F562HPF-G-JNE2	
MB95F562KPF-G-JNE2	00 1 1 1 000
MB95F563HPF-G-JNE2	20-pin plastic SOP
MB95F563KPF-G-JNE2	(FPT-20P-M09)
MB95F564HPF-G-JNE2	
MB95F564KPF-G-JNE2	
MB95F562HPFT-G-JNE2	
MB95F562KPFT-G-JNE2	
MB95F563HPFT-G-JNE2	20-pin plastic TSSOP
MB95F563KPFT-G-JNE2	(FPT-20P-M10)
MB95F564HPFT-G-JNE2	
MB95F564KPFT-G-JNE2	
MB95F582HWQN-G-JNE1	
MB95F582HWQN-G-JNERE1	
MB95F582KWQN-G-JNE1	
MB95F582KWQN-G-JNERE1	
MB95F583HWQN-G-JNE1	
MB95F583HWQN-G-JNERE1	32-pin plastic QFN
MB95F583KWQN-G-JNE1	(LCC-32P-M19)
MB95F583KWQN-G-JNERE1	(======================================
MB95F584HWQN-G-JNE1	
MB95F584HWQN-G-JNERE1	
MB95F584KWQN-G-JNE1	
MB95F584KWQN-G-JNERE1	
MB95F582HPFT-G-JNE2	
MB95F582KPFT-G-JNE2	
MB95F583HPFT-G-JNE2	16 nin plactic TSSOD
MB95F583KPFT-G-JNE2	16-pin plastic TSSOP
	(FPT-16P-M08)
MB95F584HPFT-G-JNE2	
MB95F584KPFT-G-JNE2	
MB95F582HPF-G-JNE2	
MB95F582KPF-G-JNE2	40 1 1 1 20-
MB95F583HPF-G-JNE2	16-pin plastic SOP
MB95F583KPF-G-JNE2	(FPT-16P-M23)
MB95F584HPF-G-JNE2	
MB95F584KPF-G-JNE2	
MB95F572HPF-G-JNE2	
MB95F572KPF-G-JNE2	
MB95F573HPF-G-JNE2	8-pin plastic SOP
MB95F573KPF-G-JNE2	(FPT-8P-M08)
MB95F574HPF-G-JNE2	
MB95F574KPF-G-JNE2	
<u>L</u>	


■ PACKAGE DIMENSION







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/







Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)





Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Details
2	■ FEATURES	Added "• Power-on reset".
3	■ PRODUCT LINE-UP • MB95560H Series	Added the parameter "Power-on reset".
5	■ PRODUCT LINE-UP • MB95570H Series	Added the parameter "Power-on reset".
6	■ PRODUCT LINE-UP • MB95580H Series	Added the parameter "Power-on reset".

FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://us.fujitsu.com/micro/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel: +86-21-6146-3688 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department