ASSP for Power Supply Applications (Secondary battery)

DC/DC Converter IC for Charging Li-ion Battery

MB39A125/126

■ DESCRIPTION

MB39A125/126 is a DC/DC converter IC for charging Li-ion battery, which is suitable for down-conversion, and uses pulse width modulation (PWM) for controlling the output voltage and current independently. This IC integrates the build-in comparator for the voltage detection of the AC adapter, and selects the AC adapter or battery automatically for power supply to the system.


Provides a wide range of power supply voltage, low standby current, and high efficiency, which makes them ideal as a built-in charging device in products such as notebook PC.

■ FEATURES

- High efficiency: 97% (MAX)
- · Built-in two constant current control circuits
- Analog control of the charging current value (+INE1, +INE2 terminal)
- Built-in AC adapter voltage detection function (ACOK, XACOK terminal)

(Continued)

■ PACKAGES






(Continued)


- External output voltage setting resistor : MB39A125
- Built-in output voltage setting resistor : MB39A126
- Built-in charge stop function at low VCC
- Output voltage setting accuracy : \pm 0.74% (Ta = -10 °C to +85 °C) : MB39A125

: 12.6 V/16.8 V \pm 0.8% (Ta = -10 °C to +85 °C) : MB39A126


- Built-in high accuracy current detection amplifier (±5%) (At input voltage difference 100 mV), (±15%) (At input voltage difference 20 mV)
- In IC standby mode (Icc = 0 µA Typ), make output voltage setting resistor open to prevent inefficient current loss
- Built-in soft-start circuit
- Standby current : 0 μA (Typ)
- Totem-pole type output for Pch MOS FET


■ PIN ASSIGNMENTS





• MB39A126





■ PIN DESCRIPTIONS

• MB39A125 : SSOP-24

Pin No.	Pin Name	I/O	Description
1	-INC2	I	Current detection amplifier (Current Amp2) inverted input terminal
2	OUTC2	0	Current detection amplifier (Current Amp2) output terminal
3	+INE2	I	Error amplifier (Error Amp2) non-inverted input terminal
4	-INE2	I	Error amplifier (Error Amp2) inverted input terminal
5	ACOK	0	AC adapter voltage detection block (AC Comp.) output terminal ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L, ACOK = Hi-Z when CTL = L
6	VREF	0	Reference voltage output terminal
7	ACIN	I	AC adapter voltage detection block (AC Comp.) input terminal
8	-INE1	I	Error amplifier (Error Amp1) inverted input terminal
9	+INE1	I	Error amplifier (Error Amp1) non-inverted input terminal
10	OUTC1	0	Current detection amplifier (Current Amp1) output terminal
11	OUTD	0	When IC is standby mode, this terminal is set to "Hi-Z" to prevent loss of inefficient current through the output voltage setting resistor. Set CTL terminal to "H" level to output "L" level.
12	-INC1	I	Current detection amplifier (Current Amp1) inverted input terminal
13	+INC1	I	Current detection amplifier (Current Amp1) non-inverted input terminal
14	CTL	I	Power supply control terminal Setting the CTL terminal at "L" level places the IC in the standby mode.
15	FB123	0	Error amplifier (Error Amp1, 2, 3) output terminal
16	-INE3	I	Error amplifier (Error Amp3) inverted input terminal
17	RT	_	Triangular wave oscillation frequency setting resistor connection termina
18	XACOK	0	AC adapter voltage detection block (AC Comp.) output terminal XACOK = Hi-Z when ACIN = H, XACOK = L when ACIN = L, XACOK = Hi-Z when CTL = L
19	VH	0	Power supply terminal for FET drive circuit (VH = VCC - 6 V)
20	OUT	0	External FET gate drive terminal
21	VCC	_	Power supply terminal for reference voltage, control circuit, and output circuit
22	CS	_	Soft-start setting capacitor connection terminal
23	GND	_	Ground terminal
24	+INC2	I	Current detection amplifier (Current Amp2) non-inverted input terminal

• MB39A125 : QFN-28

1 2 3 4 5 6 7 8	N.C. GND +INC2 N.CINC2 OUTC2 +INE2 -INE2 ACOK VREF ACIN	- - - - - - 0 - 1	No connection Ground terminal Current detection amplifier (Current Amp2) non-inverted input terminal No connection Current detection amplifier (Current Amp2) inverted input terminal Current detection amplifier (Current Amp2) output terminal Error amplifier (Error Amp2) non-inverted input terminal Error amplifier (Error Amp2) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L, ACOK = Hi-Z when CTL = L			
3 4 5 6 7 8	+INC2 N.CINC2 OUTC2 +INE2 -INE2 ACOK VREF		Current detection amplifier (Current Amp2) non-inverted input terminal No connection Current detection amplifier (Current Amp2) inverted input terminal Current detection amplifier (Current Amp2) output terminal Error amplifier (Error Amp2) non-inverted input terminal Error amplifier (Error Amp2) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L,			
4 5 6 7 8	N.CINC2 OUTC2 +INE2 -INE2 ACOK VREF	- I O I I	No connection Current detection amplifier (Current Amp2) inverted input terminal Current detection amplifier (Current Amp2) output terminal Error amplifier (Error Amp2) non-inverted input terminal Error amplifier (Error Amp2) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L,			
5 6 7 8	-INC2 OUTC2 +INE2 -INE2 ACOK VREF	0 1 1 0	Current detection amplifier (Current Amp2) inverted input terminal Current detection amplifier (Current Amp2) output terminal Error amplifier (Error Amp2) non-inverted input terminal Error amplifier (Error Amp2) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L,			
6 7 8	OUTC2 +INE2 -INE2 ACOK VREF	0 1 1 0	Current detection amplifier (Current Amp2) output terminal Error amplifier (Error Amp2) non-inverted input terminal Error amplifier (Error Amp2) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L,			
7 8	+INE2 -INE2 ACOK VREF	I I O	Error amplifier (Error Amp2) non-inverted input terminal Error amplifier (Error Amp2) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L,			
8	-INE2 ACOK VREF	0	Error amplifier (Error Amp2) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L,			
	ACOK VREF	0	AC adapter voltage detection block (AC Comp.) output terminal ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L,			
	VREF		ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L,			
9		^				
10	ACIN	0	Reference voltage output terminal			
11	/ \OII \	I	AC adapter voltage detection block (AC Comp.) input terminal			
12	-INE1	I	Error amplifier (Error Amp1) inverted input terminal			
13	+INE1	I	Error amplifier (Error Amp1) non-inverted input terminal			
14	OUTC1	0	Current detection amplifier (Current Amp1) output terminal			
15	N.C.		No connection			
16	OUTD	0	When IC is standby mode, this terminal is set to "Hi-Z" to prevent los of inefficient current through the output voltage setting resistor. Set CTL terminal to "H" level to output "L" level.			
17	-INC1	I	Current detection amplifier (Current Amp1) inverted input terminal			
18	N.C.	_	No connection			
19	+INC1	I	Current detection amplifier (Current Amp1) non-inverted input terminal			
20	CTL	I	Power supply control terminal Setting the CTL terminal at "L" level places the IC in the standby mode.			
21	FB123	0	Error amplifier (Error Amp1, 2, 3) output terminal			
22	-INE3	I	Error amplifier (Error Amp3) inverted input terminal			
23	RT	_	Triangular wave oscillation frequency setting resistor connection terminal			
24	XACOK	0	AC adapter voltage detection block (AC Comp.) output terminal XACOK = Hi-Z when ACIN = H, XACOK = L when ACIN = L, XACOK = Hi-Z when CTL = L			
25	VH	0	Power supply terminal for FET drive circuit (VH = VCC - 6 V)			
26	OUT	0	External FET gate drive terminal			
27	VCC	_	Power supply terminal for reference voltage, control circuit, and output circuit			
28	CS	_	Soft-start setting capacitor connection terminal			

• MB39A126 : SSOP-24


Pin No.	Pin Name	I/O	Description
1	-INC2	I	Current detection amplifier (Current Amp2) inverted input terminal
2	OUTC2	0	Current detection amplifier (Current Amp2) output terminal
3	+INE2	I	Error amplifier (Error Amp2) non-inverted input terminal
4	-INE2	I	Error amplifier (Error Amp2) inverted input terminal
5	ACOK	0	AC adapter voltage detection block (AC Comp.) output terminal ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L, ACOK = Hi-Z when CTL = L
6	VREF	0	Reference voltage output terminal
7	ACIN	I	AC adapter voltage detection block (AC Comp.) input terminal
8	-INE1	I	Error amplifier (Error Amp1) inverted input terminal
9	+INE1	I	Error amplifier (Error Amp1) non-inverted input terminal
10	OUTC1	0	Current detection amplifier (Current Amp1) output terminal
11	SEL	I	Charge voltage setting switch terminal (3cells or 4cells) SEL terminal "H" level : Charge voltage setting 16.8 V (4cells) SEL terminal "L" level : Charge voltage setting 12.6 V (3cells)
12	-INC1	I	Current detection amplifier (Current Amp1) inverted input terminal
13	+INC1	I	Current detection amplifier (Current Amp1) non-inverted input terminal
14	CTL	I	Power supply control terminal Setting the CTL terminal at "L" level places the IC in the standby mode.
15	FB123	0	Error amplifier (Error Amp1, 2, 3) output terminal
16	-INE3	I	Error amplifier (Error Amp3) inverted input terminal
17	RT	_	Triangular wave oscillation frequency setting resistor connection terminal
18	XACOK	0	AC adapter voltage detection block (AC Comp.) output terminal XACOK = Hi-Z when ACIN = H, XACOK = L when ACIN = L, XACOK = Hi-Z when CTL = L
19	VH	0	Power supply terminal for FET drive circuit (VH = VCC - 6 V)
20	OUT	0	External FET gate drive terminal
21	VCC	_	Power supply terminal for reference voltage, control circuit, and output circuit
22	CS		Soft-start setting capacitor connection terminal
23	GND		Ground terminal
24	+INC2	I	Current detection amplifier (Current Amp2) non-inverted input terminal

• MB39A126 : QFN-28


AC adapter voltage detection block (AC Comp.) output terminal	Pin No.	Pin Name	I/O	Description		
3	1	N.C.		No connection		
4 N.C. — No connection 5 —INC2 I Current detection amplifier (Current Amp2) inverted input terminal 6 OUTC2 O Current detection amplifier (Current Amp2) output terminal 7 +INE2 I Error amplifier (Error Amp2) non-inverted input terminal 8 —INE2 I Error amplifier (Error Amp2) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal AC adapter voltage detection block (AC Comp.) output terminal ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L, ACOK = Hi-Z when CTL = L 10 VREF O Reference voltage output terminal 11 ACIN I AC adapter voltage detection block (AC Comp.) input terminal 12 —INE1 I Error amplifier (Error Amp1) inverted input terminal 13 +INE1 I Error amplifier (Error Amp1) non-inverted input terminal 14 OUTC1 O Current detection amplifier (Current Amp1) output terminal 15 N.C. — No connection Charge voltage setting switch terminal (3cells or 4cells). SEL terminal "L" level : Charge voltage setting 16.8 V (4cells) SEL terminal "L" level : Charge voltage setting 12.6 V (3cells) 17 —INC1 I Current detection amplifier (Current Amp1) inverted input terminal 18 N.C. — No connection 19 +INC1 I Current detection amplifier (Current Amp1) inverted input terminal 20 CTL I Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp1, 2, 3) output terminal 22 —INE3 I Error amplifier (Error Amp3) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal	2	GND		Ground terminal		
5 -INC2 I Current detection amplifier (Current Amp2) inverted input terminal 6 OUTC2 O Current detection amplifier (Current Amp2) output terminal 7 +INE2 I Error amplifier (Error Amp2) non-inverted input terminal 8 -INE2 I Error amplifier (Error Amp2) inverted input terminal 9 ACOK O ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L, ACOK = Hi-Z when CTL = L 10 VREF O Reference voltage output terminal 11 ACIN I AC adapter voltage detection block (AC Comp.) input terminal 12 -INE1 I Error amplifier (Error Amp1) inverted input terminal 13 +INE1 I Error amplifier (Error Amp1) non-inverted input terminal 14 OUTC1 O Current detection amplifier (Current Amp1) output terminal 15 N.C. — No connection 16 SEL I SEL terminal "H" level : Charge voltage setting 16.8 V (4cells) SEL terminal "L" level : Charge voltage setting 12.6 V (3cells) 17 -INC1 I Current detection amplifier (Current Amp1) inverted input terminal 18 N.C. — No connection 19 +INC1 I Current detection amplifier (Current Amp1) inverted input terminal 20 CTL I Current detection amplifier (Current Amp1) inverted input terminal 20 CTL I Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp1, 2, 3) output terminal 22 -INE3 I Error amplifier (Error Amp3) inverted input terminal 23 RT — Triangular wave oscillation frequency setting resistor connection terminal	3	+INC2	I	Current detection amplifier (Current Amp2) non-inverted input terminal		
6 OUTC2 O Current detection amplifier (Current Amp2) output terminal 7 +INE2 I Error amplifier (Error Amp2) non-inverted input terminal 8 -INE2 I Error amplifier (Error Amp2) inverted input terminal 9 ACOK O ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L, ACOK = Hi-Z when CTL = L 10 VREF O Reference voltage detection block (AC Comp.) output terminal 11 ACIN I AC adapter voltage detection block (AC Comp.) input terminal 12 -INE1 I Error amplifier (Error Amp1) inverted input terminal 13 +INE1 I Error amplifier (Error Amp1) non-inverted input terminal 14 OUTC1 O Current detection amplifier (Current Amp1) output terminal 15 N.C No connection 16 SEL I SEL terminal "H" level : Charge voltage setting 12.6 V (3cells) 17 -INC1 I Current detection amplifier (Current Amp1) inverted input terminal 18 N.C No connection 19 +INC1 I Current detection amplifier (Current Amp1) inverted input terminal 20 CTL I Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp3) inverted input terminal 22 -INE3 I Error amplifier (Error Amp3) inverted input terminal 23 RT - Triangular wave oscillation frequency setting resistor connection terminal AC adapter voltage detection block (AC Comp.) output terminal	4	N.C.		No connection		
7 +INE2 I Error amplifier (Error Amp2) non-inverted input terminal 8 -INE2 I Error amplifier (Error Amp2) inverted input terminal 9 ACOK O ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L, ACOK	5	-INC2	I	Current detection amplifier (Current Amp2) inverted input terminal		
8 -INE2 I Error amplifier (Error Amp2) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal ACOK O ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L, ACOK = Hi-Z when CTL = L 10 VREF O Reference voltage output terminal 11 ACIN I AC adapter voltage detection block (AC Comp.) input terminal 12 -INE1 I Error amplifier (Error Amp1) inverted input terminal 13 +INE1 I Error amplifier (Error Amp1) non-inverted input terminal 14 OUTC1 O Current detection amplifier (Current Amp1) output terminal 15 N.C. — No connection Charge voltage setting switch terminal (3cells or 4cells) . SEL terminal "H" level : Charge voltage setting 18.8 V (4cells) . SEL terminal "L" level : Charge voltage setting 12.6 V (3cells) 17 -INC1 I Current detection amplifier (Current Amp1) inverted input terminal 18 N.C. — No connection 19 +INC1 I Current detection amplifier (Current Amp1) non-inverted input terminal Power supply control terminal 20 CTL I Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp1, 2, 3) output terminal 22 -INE3 I Error amplifier (Error Amp3) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal	6	OUTC2	0	Current detection amplifier (Current Amp2) output terminal		
ACOK O AC adapter voltage detection block (AC Comp.) output terminal ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L, ACOK = Hi-Z when CTL = L 10 VREF O Reference voltage output terminal 11 ACIN I AC adapter voltage detection block (AC Comp.) input terminal 12 -INE1 I Error amplifier (Error Amp1) inverted input terminal 13 +INE1 I Error amplifier (Error Amp1) non-inverted input terminal 14 OUTC1 O Current detection amplifier (Current Amp1) output terminal 15 N.C. — No connection 16 SEL I SEL terminal "H" level : Charge voltage setting 16.8 V (4cells) SEL terminal "L" level : Charge voltage setting 12.6 V (3cells) 17 -INC1 I Current detection amplifier (Current Amp1) inverted input terminal 18 N.C. — No connection 19 +INC1 I Current detection amplifier (Current Amp1) inverted input terminal 20 CTL I Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp3) inverted input terminal 22 -INE3 I Error amplifier (Error Amp3) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal	7	+INE2	I	Error amplifier (Error Amp2) non-inverted input terminal		
9 ACOK O ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L, ACOK = Hi-Z when CTL = L 10 VREF O Reference voltage output terminal 11 ACIN I AC adapter voltage detection block (AC Comp.) input terminal 12 -INE1 I Error amplifier (Error Amp1) inverted input terminal 13 +INE1 I Error amplifier (Error Amp1) non-inverted input terminal 14 OUTC1 O Current detection amplifier (Current Amp1) output terminal 15 N.C. — No connection 16 SEL I SEL terminal "H" level : Charge voltage setting 16.8 V (4cells) SEL terminal "L" level : Charge voltage setting 12.6 V (3cells) 17 -INC1 I Current detection amplifier (Current Amp1) inverted input terminal 18 N.C. — No connection 19 +INC1 I Current detection amplifier (Current Amp1) non-inverted input terminal 20 CTL I Current detection amplifier (Current Amp1) non-inverted input terminal 21 FB123 O Error amplifier (Error Amp1, 2, 3) output terminal 22 -INE3 I Error amplifier (Error Amp3) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal	8	-INE2	I	Error amplifier (Error Amp2) inverted input terminal		
11 ACIN I AC adapter voltage detection block (AC Comp.) input terminal 12 -INE1 I Error amplifier (Error Amp1) inverted input terminal 13 +INE1 I Error amplifier (Error Amp1) non-inverted input terminal 14 OUTC1 O Current detection amplifier (Current Amp1) output terminal 15 N.C. — No connection 16 SEL I SEL terminal "H" level : Charge voltage setting 16.8 V (4cells) SEL terminal "L" level : Charge voltage setting 12.6 V (3cells) 17 -INC1 I Current detection amplifier (Current Amp1) inverted input terminal 18 N.C. — No connection 19 +INC1 I Current detection amplifier (Current Amp1) non-inverted input terminal 20 CTL I Current detection amplifier (Current Amp1) non-inverted input terminal 21 Power supply control terminal 22 Setting the CTL terminal at "L" level places the IC in the standby mode. 23 RT — Triangular wave oscillation frequency setting resistor connection terminal AC adapter voltage detection block (AC Comp.) output terminal	9	ACOK	0	ACOK = L when ACIN = H, ACOK = Hi-Z when ACIN = L,		
12	10	VREF	0	Reference voltage output terminal		
13 +INE1 I Error amplifier (Error Amp1) non-inverted input terminal 14 OUTC1 O Current detection amplifier (Current Amp1) output terminal 15 N.C. — No connection 16 SEL I SEL terminal "H" level : Charge voltage setting 16.8 V (4cells) SEL terminal "L" level : Charge voltage setting 12.6 V (3cells) 17 -INC1 I Current detection amplifier (Current Amp1) inverted input terminal 18 N.C. — No connection 19 +INC1 I Current detection amplifier (Current Amp1) non-inverted input terminal 20 CTL I Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp1, 2, 3) output terminal 22 -INE3 I Error amplifier (Error Amp3) inverted input terminal AC adapter voltage detection block (AC Comp.) output terminal	11	ACIN	I	AC adapter voltage detection block (AC Comp.) input terminal		
14 OUTC1 O Current detection amplifier (Current Amp1) output terminal 15 N.C. — No connection 16 SEL I SEL terminal "H" level : Charge voltage setting 16.8 V (4cells) SEL terminal "L" level : Charge voltage setting 12.6 V (3cells) 17 —INC1 I Current detection amplifier (Current Amp1) inverted input terminal 18 N.C. — No connection 19 +INC1 I Current detection amplifier (Current Amp1) non-inverted input terminal 20 CTL I Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp1, 2, 3) output terminal 22 —INE3 I Error amplifier (Error Amp3) inverted input terminal 23 RT — Triangular wave oscillation frequency setting resistor connection terminal AC adapter voltage detection block (AC Comp.) output terminal	12	-INE1	I	Error amplifier (Error Amp1) inverted input terminal		
15 N.C. — No connection Charge voltage setting switch terminal (3cells or 4cells). SEL terminal "H" level: Charge voltage setting 16.8 V (4cells) SEL terminal "L" level: Charge voltage setting 12.6 V (3cells) 17 —INC1 I Current detection amplifier (Current Amp1) inverted input terminal 18 N.C. — No connection 19 +INC1 I Current detection amplifier (Current Amp1) non-inverted input terminal Power supply control terminal 20 CTL I Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp1, 2, 3) output terminal 22 —INE3 I Error amplifier (Error Amp3) inverted input terminal 23 RT — Triangular wave oscillation frequency setting resistor connection terminal AC adapter voltage detection block (AC Comp.) output terminal	13	+INE1	I	Error amplifier (Error Amp1) non-inverted input terminal		
Charge voltage setting switch terminal (3cells or 4cells). SEL terminal "H" level: Charge voltage setting 16.8 V (4cells) SEL terminal "L" level: Charge voltage setting 12.6 V (3cells) 17 —INC1 I Current detection amplifier (Current Amp1) inverted input terminal 18 N.C. — No connection 19 +INC1 I Current detection amplifier (Current Amp1) non-inverted input terminal 20 CTL I Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp1, 2, 3) output terminal 22 —INE3 I Error amplifier (Error Amp3) inverted input terminal 23 RT — Triangular wave oscillation frequency setting resistor connection terminal AC adapter voltage detection block (AC Comp.) output terminal	14	OUTC1	0	Current detection amplifier (Current Amp1) output terminal		
16 SEL I SEL terminal "H" level : Charge voltage setting 16.8 V (4cells) SEL terminal "L" level : Charge voltage setting 12.6 V (3cells) 17 —INC1 I Current detection amplifier (Current Amp1) inverted input terminal 18 N.C. — No connection 19 +INC1 I Current detection amplifier (Current Amp1) non-inverted input terminal 20 CTL I Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp1, 2, 3) output terminal 22 —INE3 I Error amplifier (Error Amp3) inverted input terminal 23 RT — Triangular wave oscillation frequency setting resistor connection terminal AC adapter voltage detection block (AC Comp.) output terminal	15	N.C.	_	No connection		
18 N.C. — No connection 19 +INC1 I Current detection amplifier (Current Amp1) non-inverted input terminal 20 CTL I Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp1, 2, 3) output terminal 22 -INE3 I Error amplifier (Error Amp3) inverted input terminal 23 RT — Triangular wave oscillation frequency setting resistor connection terminal AC adapter voltage detection block (AC Comp.) output terminal	16	SEL	I	SEL terminal "H" level : Charge voltage setting 16.8 V (4cells)		
19 +INC1 I Current detection amplifier (Current Amp1) non-inverted input terminal Power supply control terminal Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp1, 2, 3) output terminal 22 -INE3 I Error amplifier (Error Amp3) inverted input terminal 23 RT — Triangular wave oscillation frequency setting resistor connection terminal AC adapter voltage detection block (AC Comp.) output terminal	17	-INC1	I	Current detection amplifier (Current Amp1) inverted input terminal		
20 CTL I Power supply control terminal Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp1, 2, 3) output terminal 22 -INE3 I Error amplifier (Error Amp3) inverted input terminal 23 RT — Triangular wave oscillation frequency setting resistor connection termina AC adapter voltage detection block (AC Comp.) output terminal	18	N.C.	_	No connection		
20 CTL I Setting the CTL terminal at "L" level places the IC in the standby mode. 21 FB123 O Error amplifier (Error Amp1, 2, 3) output terminal 22 -INE3 I Error amplifier (Error Amp3) inverted input terminal 23 RT — Triangular wave oscillation frequency setting resistor connection termina AC adapter voltage detection block (AC Comp.) output terminal	19	+INC1	I	Current detection amplifier (Current Amp1) non-inverted input terminal		
22 —INE3 I Error amplifier (Error Amp3) inverted input terminal 23 RT — Triangular wave oscillation frequency setting resistor connection termina AC adapter voltage detection block (AC Comp.) output terminal	20	CTL	I	Setting the CTL terminal at "L" level places the IC in the standby		
23 RT — Triangular wave oscillation frequency setting resistor connection termina AC adapter voltage detection block (AC Comp.) output terminal	21	FB123	0	Error amplifier (Error Amp1, 2, 3) output terminal		
AC adapter voltage detection block (AC Comp.) output terminal	22	-INE3	I	Error amplifier (Error Amp3) inverted input terminal		
	23	RT		Triangular wave oscillation frequency setting resistor connection terminal		
XACOK = Hi-Z when CTL = L	24	XACOK	0	XACOK = Hi-Z when ACIN = H, XACOK = L when ACIN = L,		
25 VH O Power supply terminal for FET drive circuit (VH = VCC - 6 V)	25	VH	0	Power supply terminal for FET drive circuit (VH = VCC - 6 V)		
26 OUT O External FET gate drive terminal	26	OUT	0	External FET gate drive terminal		
27 VCC — Power supply terminal for reference voltage, control circuit, and output circuit	27	VCC	_	Power supply terminal for reference voltage, control circuit, and output circuit		
28 CS — Soft-start setting capacitor connection terminal	28	CS	_	Soft-start setting capacitor connection terminal		

■ BLOCK DIAGRAMS

• MB39A125



• MB39A126



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rat	ing	Unit
Parameter	Symbol	Condition	Min	Max	Unit
Power supply voltage	Vcc	VCC terminal	_	28	V
Output current lout		_	_	60	mA
Peak output current	louт	$Duty \le 5\% \ (t = 1 \ / \ fosc \times Duty)$	_	700	mA
Dower discipation	D	Ta ≤ +25 °C (SSOP-24)	_	740*1	mW
Power dissipation	Po	Ta ≤ +25 °C (QFN-28)	_	3700*2	mW
Storage temperature	Тѕтс	_	- 55	+125	°C

^{*1:} When mounted on a 10cm square epoxy double-sided.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

 $^{^*2}$: The packages are mounted on the dual-sided epoxy board (10 cm \times 10 cm). Connect IC's radiation board at bottom side to potential of GND.

■ RECOMMENDED OPERATION CONDITIONS

Banamatan	Comple of	O a malistica m		Value		11
Parameter	Symbol	Condition	MIN	TYP	MAX	Unit
Power supply voltage	Vcc	VCC terminal	8	_	25	V
Reference voltage Output current	IREF	_	-1	_	0	mA
VH terminal output current	Ivн	_	0	_	30	mA
Input voltage	VINE	+INE, -INE terminal	0	_	5	V
Imput voitage	VINC	+INC, -INC terminal	0	_	Vcc	V
CTL terminal input voltage	Vctl	_	0	_	25	V
Output current	Іоит	_	-45	_	+45	mA
Peak output current	Іоит	Duty ≤ 5% (t = 1 / fosc × Duty)	-600	_	+600	mA
ACIN terminal input Voltage	Vacin	_	0	_	Vcc	V
ACOK terminal output voltage	Vacok	_	0	_	25	V
ACOK terminal output current	Іасок	_	0	_	1	mA
XACOK terminal output voltage	Vхасок	_	0	_	25	V
XACOK terminal output current	Іхасок	_	0	_	1	mA
OUTD terminal output voltage : MB39A125	Vоитр	_	0	_	17	V
OUTD terminal output current : MB39A125	Іоитр	_	0	_	2	mA
SEL terminal input voltage : MB39A126	Vsel	_	0	_	25	V
Oscillation frequency	fosc	_	100	300	500	kHz
Timing resistor	R⊤	_	27	47	130	kΩ
Soft-start capacitor	Cs	_	_	0.22	1.0	μF
VH terminal capacitor	Сун	_	_	0.1	1.0	μF
Reference voltage output capacitor	Cref	_	_	0.22	1.0	μF
Operating ambient Temperature	Та	_	-30	+25	+85	°C

Note: The terminal number which has been described in the text is the one of the SSOP-24P package after this.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

(VCC = 19 V, VREF = 0 mA, Ta = +25 °C)

		Sym- Pin			Value				Damarka
Parai	meter	bol	No.	Condition	Min	Тур	Max	Unit	Remarks
		V _{REF1}	6	Ta = +25 °C	4.963	5.000	5.037	V	MB39A125
	O	V _{REF2}	6	Ta = -10 °C to +85 °C	4.95	5.000	5.05	V	MB39A125
1.	Output voltage	V _{REF1}	6	Ta = +25 °C	4.943	4.980	5.017	V	MB39A126
Reference		V _{REF2}	6	Ta = -10 °C to +85 °C	4.930	4.980	5.030	V	MB39A126
voltage block [REF]	Input stability	Line	6	VCC = 8 V to 25 V	_	3	10	mV	
[[(]	Load stability	Load	6	VREF = 0 mA to -1 mA		1	10	mV	
	Output current at short circuit	los	6	VREF = 1 V	-50	-25	-12	mA	
2.	Threshold	VTLH	6	VREF =	2.6	2.8	3.0	V	
Under voltage lockout protection circuit block [UVLO]	voltage	V_{THL}	6	VREF = Y	2.4	2.6	2.8	V	
	Hysteresis width	Vн	6	_		0.2*		V	
3. Soft start block [SOFT]	Charge current	Ics	22	_	-14	-10	-6	μΑ	
4. Triangular wave oscillator block [OSC]	Oscillation frequency	fosc	20	RT = 47 kΩ	270	300	330	kHz	
	Frequency temperature stability	∆f/fdt	20	Ta = -30 °C to +85 °C		1*		%	
	Input offset voltage	Vıo	3, 4, 8, 9	FB123 = 2 V		1	5	mV	
	Input bias current	lв	3, 4, 8, 9	_	-100	-30		nA	
5-1. Error amplifier block [Error Amp1, Error Amp2]	Common mode input voltage range	Vсм	3, 4, 8, 9	_	0		5	V	
	Voltage gain	Av	15	DC	_	100*	_	dB	
	Frequency bandwidth	BW	15	AV = 0 dB	_	1.3*	_	MHz	
	Output valtage	V _{FBH}	15	_	4.8	5.0	_	V	
	Output voltage	V _{FBL}	15	_		0.8	0.9	V	
	Output source current	ISOURCE	15	FB123 = 2 V		-120	-60	μΑ	
	Output sink current	İsink	15	FB123 = 2 V	2.0	4.0		mA	

^{*:} Standard design value

(VCC = 19 V, VREF = 0 mA, Ta = +25 °C)

_	Parameter		Pin		(10	Value			, Ia = +25 C
Para			No.	Condition	Min	Тур	Max	Unit	Remarks
	Input current	line	16	-INE3 = 0 V	-100	-30	_	nA	MB39A125
	Voltage gain	Av	15	DC	_	100*	_	dB	
	Frequency bandwidth	BW	15	AV = 0 dB	_	1.3*	_	MHz	
	Output	V _{FBH}	15	_	4.8	5.0	_	V	
	voltage	V_{FBL}	15	_	_	0.8	0.9	V	
s c C	Output source current	Isource	15	FB123 = 2 V	_	-120	-60	μΑ	
	Output sink current	Isink	15	FB123 = 2 V	2.0	4.0	_	mA	
	Threshold voltage	V _{TH1}	16	FB123 = 2 V, Ta = +25 °C	4.179	4.200	4.220	V	MB39A125
5-2. Error amplifier block		V _{TH2}	16	FB123 = 2 V, Ta = -10 °C to +85 °C	4.169	4.200	4.231	V	MB39A125
		Vтнз	12	SEL = 5 V, FB123 = 2 V, Ta = +25 °C	16.700	16.800	16.900	V	MB39A126
[Error Amp3]		V _{TH4}	12	SEL = 5 V, FB123 = 2 V, Ta = -10 °C to +85 °C	16.666	16.800	16.934	V	MB39A126
		V _{TH5}	12	SEL = 0 V, FB123 = 2 V, Ta = +25 °C	12.525	12.600	12.675	V	MB39A126
		V _{ТН6}	12	SEL = 0 V, FB123 = 2 V, Ta = -10 °C to +85 °C	12.500	12.600	12.700	V	MB39A126
	OUTD terminal output leak current	ILEAK	11	OUTD = 17 V	_	0	1	μΑ	MB39A125
	OUTD terminal output ON resistance	Ron	11	OUTD = 1 mA	_	35	50	Ω	MB39A125
	Input current	lin	12	-INC1 = 16.8 V	_	84	150	μΑ	MB39A126
	Input	R1	12, 16	_	105	150	195	kΩ	MB39A126
	resistance	R2	16	_	35	50	65	kΩ	MB39A126

^{*:} Standard design value

(VCC = 19 V, VREF = 0 mA, Ta = +25 °C)

_		Sym-	Din No		(Value	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		$A, 1a = +25 ^{\circ}C)$	
Paran	neter	bol	Pin No.	Condition	Min	Тур	Max	Unit	Remarks	
5-2.	SEL input	Von	11	Error Amp3 reference voltage = 4.2 V (4-cell setting)	2	_	25	V	MB39A126	
Error amplifier block [Error Amp3]	voltage	Voff	11	Error Amp3 reference voltage = 3.15 V (3-cell setting)	0	_	0.8	V	MB39A126	
	Input	İselh	11	SEL = 5 V	_	50	100	μΑ	MB39A126	
	current	İsell	11	SEL = 0 V		0	1	μΑ	MB39A126	
	Input offset voltage	Vio	1, 12, 13, 24	+INC1 = +INC2 = -INC1 = -INC2 = 3 V to VCC	-3	_	+3	mV		
6. Current	Input current	I+INCH	13, 24	+INC1 = +INC2 = 3 V to VCC, $\Delta V_{IN} = -100 \text{ mV}$		20	30	μА		
		Innut	I-inch	1, 12	+INC1 = +INC2 = 3 V to VCC, $\Delta V_{IN} = -100 \text{ mV}$		0.1	0.2	μА	MB39A125
		I-INCH	1	+INC1 = +INC2 = 3 V to VCC, ΔV _{IN} = -100 mV		0.1	0.2	μА	MB39A126	
		I+INCL	13, 24	$+INC1 = +INC2 = 0 \text{ V},$ $\Delta \text{V}_{IN} = -100 \text{ mV}$	-180	-120	_	μА		
Detection Amplifier		I-INCL	1, 12	$+INC1 = +INC2 = 0 \text{ V},$ $\Delta \text{V}_{IN} = -100 \text{ mV}$	-195	-130	_	μА		
Block [Current Amp1,	Current detection	Voutc1	2, 10	+INC1 = +INC2 = $3 \text{ V to VCC},$ $\Delta V_{\text{IN}} = -100 \text{ mV}$	1.9	2.0	2.1	V		
Current Amp2]		Vоитс2	2, 10	+INC1 = +INC2 = $3 \text{ V to VCC},$ $\Delta V_{\text{IN}} = -20 \text{ mV}$	0.34	0.40	0.46	V		
	voltage	Vоитсз	2, 10	$+INC1 = +INC2 = 0 \text{ V},$ $\Delta \text{V}_{IN} = -100 \text{ mV}$	1.8	2.0	2.2	V		
		Voutc4	2, 10	+INC1 = +INC2 = 0 V, $\Delta \text{V}_{IN} = -20 \text{ mV}$	0.2	0.4	0.6	V		
	Common mode input voltage range	Vсм	1, 12, 13, 24	_	0	_	Vcc	V		
	Voltage gain	Av	2, 10	+INC1 = +INC2 = 3 V to VCC, $\Delta V_{IN} = -100 \text{ mV}$	19	20	21	V/V		

(VCC = 19 V, VREF = 0 mA, Ta = +25 °C)

Parameter		Sym-	Sym- Din No.	Condition		Value			Re-
		bol	Pin No.	Condition	Min	Тур	Max	Unit	marks
6.	Frequency bandwidth	BW	2, 10	AV = 0 dB	_	2*	_	MHz	
Current Detection	Output	Vоитсн	2, 10	_	4.7	4.9		V	
Amplifier	voltage	Voutcl	2, 10	_		20	200	mV	
Block [Current Amp1, Current Amp2]	Output source cur- rent	Isource	2, 10	OUTC1 = OUTC2 = 2 V		-2	-1	mA	
	Output sink current	İsink	2, 10	OUTC1 = OUTC2 = 2 V	150	300		μА	
7.		VTL	15	Duty cycle = 0%	1.4	1.5	_	V	
PWM Comp. Block [PWM Comp.]	Threshold voltage	Vтн	15	Duty cycle = 100%		2.5	2.6	V	
	Output source cur- rent	Isource	20	OUT = 13 V, Duty ≤ 5% (t = 1 / fosc × Duty)	—	-400*		mA	
8. Output block	Output sink current	İsink	20	OUT = 19 V, Duty ≤ 5% (t = 1 / fosc × Duty)		400*		mA	
[OUT]	Output ON	Rон	20	OUT = -45 mA	_	6.5	9.8	Ω	
	resistance	Rol	20	OUT = 45 mA	_	5.0	7.5	Ω	
	Rise time	tr1	20	OUT = 3300 pF	_	50*	_	ns	
	Fall time	tf1	20	OUT = 3300 pF	_	50*	_	ns	
9. Low Input	Threshold	VTLH	21	VCC = , -INC1 = 16.8 V	17.2	17.4	17.6	٧	
Voltage Detection Block [UV Comp.]	voltage	V _{THL}	21	VCC = ¬/_, -INC1 = 16.8 V	16.8	17.0	17.2	V	
	Hysteresis width	Vн	21	_		0.4*		V	
10.	Threshold	VTLH	7	ACIN =	1.3	1.4	1.5	V	
AC Adapter Voltage Detection Block [AC Comp.]	voltage	VTHL	7	ACIN = Y	1.2	1.3	1.4	V	
	Hysteresis width	Vн	7	_		0.1*		V	

^{*:} Standard design value


(Continued)


(VCC = 19 V, VREF = 0 mA, Ta = +25 $^{\circ}$ C)


Poro	motor	Sym- Pin				Value		Unit	Re-
Parameter		bol No		Condition	Min	Тур	Max	Unit	marks
10. AC Adapter Voltage Detection Block [AC Comp.]	ACOK terminal output leak current	Ileak	5	ACOK = 25 V	_	0	1	μА	
	ACOK terminal output ON resistance	Ron	5	ACOK = 1 mA		200	400	Ω	
	XACOK terminal output leak current	I leak	18	XACOK = 25 V	_	0	1	μΑ	
	XACOK terminal output ON resistance	Ron	18	XACOK = 1 mA	_	200	400	Ω	
11.	CTL input	Von	14	IC operation mode	2	_	25	V	
Power Supply	voltage	Voff	14	IC standby mode	0		0.8	V	
Control Block	Input current	Істьн	14	CTL = 5 V	_	100	150	μΑ	
[CTL]		Істіі	14	CTL = 0 V	_	0	1	μΑ	
12. Bias Voltage Block [VH]	Output Voltage	Vн	19	VCC = 8 V to 25 V, VH = 0 mA to 30 mA	Vcc - 6.5	Vcc - 6.0	Vcc - 5.5	V	
40	Standby current	Iccs	21	CTL = 0 V	_	0	10	μА	
13. General	Power supply current	Icc	21	CTL = 5 V		5	7.5	mA	


^{*:} Standard design value

■ TYPICAL CHARACTERISTICS









■ FUNCTIONAL DESCRIPTION

1. DC/DC Converter Block

(1) Reference voltage block (REF)

The reference voltage circuit uses the voltage supplied from the VCC terminal (pin 21) to generate a temperature compensated, stable voltage (5.0 V Typ) used as the reference power supply voltage for the IC's internal circuitry.

This block can also be used to obtain a load current to a maximum of 1 mA from the reference voltage VREF terminal (pin 6).

(2) Triangular wave oscillator block (OSC)

The triangular wave oscillator block has built-in capacitor for frequency setting into and generates the triangular wave oscillation waveform by connecting the frequency setting resistor with the RT terminal (pin 17).

The triangular wave is input to the PWM comparator circuits on the IC.

(3) Error amplifier block (Error Amp1)

This amplifier detects the output signal from the current detection amplifier (Current Amp1), compares this to the +INE1 terminal (pin 9), and outputs a PWM control signal to be used in controlling the charge current.

In addition, an arbitrary loop gain can be set up by connecting a feedback resistor and capacitor between the FB123 terminal (pin 15) and –INE1 terminal (pin 8), providing stable phase compensation to the system.

(4) Error amplifier block (Error Amp2)

This amplifier detects the output signal from the current detection amplifier (Current Amp2), compares this to the +INE2 terminal (pin 3), and outputs a PWM control signal to be used in controlling the charge current.

In addition, an arbitrary loop gain can be set up by connecting a feedback resistor and capacitor between the FB123 terminal (pin 15) and –INE2 terminal (pin 4), providing stable phase compensation to the system.

(5) Error amplifier block (Error Amp3)

This error amplifier (Error Amp3) detects the output voltage from the DC/DC converter and outputs the PWM control signal. MB39A125 can set the desired level of output voltage from 1 cell to 4 cells by connecting external output voltage setting resistors to the error amplifier inverted input terminal. MB39A126 can set the output voltage for 3 cells or 4 cells by SEL terminal (pin 11) input.

In addition, an arbitrary loop gain can be set by connecting a feedback resistor and capacitor from the FB123 terminal (pin 15) to the –INE3 terminal (pin 16), enabling stable phase compensation to the system.

(6) Current detection amplifier block (Current Amp1)

The current detection amplifier (Current Amp1) detects a voltage drop which occurs between both ends of the output sense resistor (RS2) due to the flow of the charge current, using the +INC1 terminal (pin 13) and -INC1 terminal (pin 12). The signal amplified to 20 times is output to the OUTC1 terminal (pin 10).

(7) Current detection amplifier block (Current Amp2)

The current detection amplifier (Current Amp2) detects a voltage drop which occurs between both ends of the output sense resistor (RS1) due to the flow of the AC adapter current, using the +INC2 terminal (pin 24) and -INC2 terminal (pin 1). The signal amplified to 20 times is output to the OUTC2 terminal (pin 2).

(8) PWM comparator block (PWM Comp.)

The PWM comparator circuit is a voltage-pulse width converter for controlling the output duty of the error amplifiers (Error Amp1 to Error Amp3) depending on their output voltage.

The PWM comparator circuit compares the triangular wave voltage the lowest generated by the triangular wave oscillator to the error amplifier output voltage and turns on the external output transistor, during the interval in which the triangular wave voltage is lower than the error amplifier output voltage.

(9) Output block (OUT)

The output circuit uses a totem-pole configuration capable of driving an external Pch MOS FET.

The output "L" level sets the output amplitude to 6 V (Typ) using the voltage generated by the bias voltage block (VH) .

This results in increasing conversion efficiency and suppressing the withstand voltage of the connected external transistor in a wide range of input voltages.

(10) Power supply control block (CTL)

Setting the CTL terminal (pin 14) low places the IC in the standby mode. (The power supply current is $10\mu A$ at maximum in the standby mode.)

CTL function table: MB39A125

CTL	Power	OUTD		
L	OFF (Standby)	Hi-Z		
Н	ON (Active)	L		

CTL function table: MB39A126

CTL	Power
L	OFF (Standby)
Н	ON (Active)

(11) Bias voltage block (VH)

The bias voltage circuit outputs $V_{CC} - 6 \text{ V}$ (Typ) as the minimum potential of the output circuit. In the standby mode, this circuit outputs the potential equal to V_{CC} .

2. Protection Functions

(1) Under voltage lockout protection circuit block (UVLO)

The transient state or a momentary decrease in power supply voltage or internal reference voltage (VREF), which occurs when the power supply (VCC) is turned on, may cause malfunctions in the control IC, resulting in breakdown or deterioration of the system.

To prevent such malfunction, the under voltage lockout protection circuit detects internal reference voltage drop and fixes the OUT terminal (pin 20) to the "H" level. The system restores voltage supply when the internal reference voltage reaches the threshold voltage of the under voltage lockout protection circuit.

Protection circuit (UVLO) operation function table: MB39A125

When UVLO is operating (VREF voltage is lower than UVLO threshold voltage, the logic of the following terminal is fixed.)

OUTD	OUT	CS	ACOK	XACOK
Hi-Z	Н	L	Н	L

Protection circuit (UVLO) operation function table: MB39A126

When UVLO is operating (VREF voltage is lower than UVLO threshold voltage, the logic of the following terminal is fixed.)

OUT	CS	ACOK	XACOK
Н	L	Н	L

(2) Low input voltage detection block (UV Comp.)

UV Comp. detects that power supply voltage (VCC) is lower than the battery voltage +0.2 V (Typ) and fixes the OUT terminal (pin 20) to the "H" level.

The system restores voltage supply when the power supply voltage reaches the threshold voltage of the AC adapter detection block.

Protection circuit (UV Comp.) operation function table: MB39A125

When UV Comp. is operating (VCC voltage is lower than UV Comp. threshold voltage, the logic of the following terminal is fixed.)

OUTD	OUT	CS
L	Н	L

Protection circuit (UV Comp.) operation function table: MB39A126

When UV Comp. is operating (VCC voltage is lower than UV Comp. threshold voltage, the logic of the following terminal is fixed.)

OUT	CS
Н	L

3. Detection Function

(1) AC adapter voltage detection block (AC Comp.)

When ACIN terminal (pin 7) voltage is lower than 1.3 V (Typ), AC adapter voltage detection block (AC Comp.) outputs "Hi-Z" level to the ACOK terminal (pin 5) and outputs "L" level to the XACOK terminal (pin 18). When CTL terminal (pin 14) is set to "L" level, ACOK terminal (pin 5) and XACOK terminal (pin 18) are fixed to "Hi-Z" level.

ACIN	ACOK	XACOK
Н	L	Hi-Z
L	Hi-Z	L

4. Switch Function: MB39A126

The charge voltage can be set to 16.8 V/12.6 V with the SEL terminal (pin 11) .

SEL function table

SEL	DC/DC output setting voltage
Н	16.8 V
L	12.6 V

■ CONSTANT CHARGING VOLTAGE AND CURRENT OPERATION

MB39A125/126 is DC/DC converter with the pulse width modulation (PWM) .

MB39A125 is in the output voltage control loop, the Error Amp3 compares internal voltage reference voltage 4.2 V and DC/DC converter output to output the PWM controlled signal.

MB39A126 is in the output voltage control loop, the Error Amp3 compares internal voltage reference voltage 4.2 V/3.15 V and DC/DC converter output to output the PWM controlled signal.

In the charging current control loop, the voltage drop generated at both ends of charging current sense resistor (RS2) is sensed by +INC1 terminal (pin 13) , -INC1 terminal (pin 12) of Current Amp1, and the signal is output to OUTC1 terminal (pin 10) , which is amplified by 20 times. Error Amp1 compares the OUTC1 terminal (pin 10) voltage, which is the output of Current Amp1, and +INE1 terminal (pin 9) to output the PWM control signal and regulates the charging current.

In the AC adapter current control loop, the voltage drop generated at both ends of AC adapter current sense resistor (RS1) is sensed by +INC2 terminal (pin 24) , -INC2 terminal (pin 1) of Current Amp2, and the signal is output to OUTC2 terminal (pin 2) , which is amplified by 20 times. Error Amp2 compares OUTC2 terminal (pin 2) voltage, which is output of Current Amp2, and +INE2 terminal (pin 3) voltage and outputs PWM controlled signal, and it limits the charging current due to the AC adapter current not to exceed the setting value.

The PWM comparator compares the triangular wave to the smallest terminal voltage among the Error AMP1, Error AMP2 and Error AMP3. And the triangular wave voltage generated by the triangular wave oscillator. When the triangular wave voltage is smaller than the error amplifier output voltage, the main side output transistor is turned on.


■ SETTING THE CHARGE VOLTAGE

MB39A125

The charging voltage (DC/DC output voltage) can be set by connecting external output voltage setting resistors (R3, R4) to the –INE3 terminal (pin 16) . Be sure to select a resistor value that allows you to ignore the onresistance (35 Ω , 1 mA) of the internal FET connected to the OUTD terminal (pin 11) .

Battery charging voltage: Vo

Vo (V) =
$$(R3 + R4) / R4 \times 4.2 (V)$$




MB39A126

The setting of the charge voltage is switched to 3cells or 4cells by the SEL terminal (pin 11) .

Charge voltage is set to 16.8 V when SEL terminal is "H" level, and charge voltage is set to 12.6 V when SEL terminal is "L" level.

Battery charging voltage: Vo

Vo (V) = (150 k Ω + 50 k Ω) / 50 k Ω × 4.2 (V) = 16.8 (V) (SEL = H) Vo (V) = (150 k Ω + 50 k Ω) / 50 k Ω × 3.15 (V) = 12.6 (V) (SEL = L)



■ SETTING THE CHARGE CURRENT

The charge current value can be set at the analog voltage value of the +INE1 terminal (pin 9).

```
Charge current formula : Ichg (A) = V_{+INE1} (V) / (20 × Rs<sub>1</sub> (\Omega) ) Charge current setting voltage : V_{+INE1} (V) = 20 × Ichg (A) × Rs<sub>1</sub> (\Omega)
```

■ SETTING THE INPUT CURRENT

The input limit current value can be set at the analog voltage value of the +INE2 terminal (pin 3) .

```
Input current formula : I<sub>IN</sub> (A) = V<sub>+INE2</sub> (V) / (20 × R<sub>S2</sub> (\Omega) ) Input current setting voltage : V<sub>+INE2</sub> (V) = 20 × I<sub>IN</sub> (A) × R<sub>S2</sub> (\Omega)
```

■ SETTING THE TRIANGULAR WAVE OSCILLATION FREQUENCY

The triangular wave oscillation frequency can be set by the timing resistor (R_T) connected to the RT terminal (pin 17) .

Triangular wave oscillation frequency fosc fosc (kHz) \Rightarrow 14100 / R_T (k Ω)

■ SETTING THE SOFT-START TIME

Soft-start function prevents rush current at start-up of IC when the Soft-start capacitor (Cs) is connected to the CS terminal (pin 22) . This IC charges external soft-start capacitor (Cs) with 10 μ A after CTL terminal (pin 14) voltage level becomes high and IC starts (when $Vcc \ge UVLO$ threshold voltage) .


Output ON duty depends on PWM comparator, which compares the FB123 terminal (pin 15) voltage with the triangular wave oscillator output voltage.

During soft start, FB123 terminal (pin 15) voltage increases with sum voltage of CS terminal and diode voltage. Therefore, the output voltage of the DC/DC converter and current increase can be set by output ON duty in proportion to rise of CS terminal (pin 22) voltage. The ON Duty is affected by the ramp voltage of FB123 terminal (pin 15) until an output voltage of one Error Amp reaches the DC/DC converter loop controlled voltage.

Soft-start time is obtained from the following formula:

Soft-start time: ts (time to output on duty 80 %)

ts (s) $= 0.13 \times Cs (\mu F)$




■ TRANSIENT RESPONSE AT LOAD-STEP

The constant voltage control loop and the constant current control loop are independent. With the load-step, these two control loops change.

The battery voltage and current overshoot are generated by the delay time of the control loop when the mode changes. The delay time is determined by phase compensation constant. When the battery is removed if the charge control is switched from the constant current control to the constant voltage control, and the charging voltage does overshoot by generating the period controlled with high duty by output setting voltage. The excessive voltage is not applied to the battery because the battery is not connected.

When the battery is connected if the charge control is switched from the constant voltage control to the constant current control, and the charging current does overshoot by generating the period controlled with high duty by charge current setting.

The battery pack manufacturer in Japan thinks it is not the problem the current overshoot of 10 ms or less.




■ AC ADAPTER DETECTION FUNCTION

When ACIN terminal (pin 7) voltage is lower than 1.3 V (Typ), AC adapter voltage detection block (AC Comp.) outputs "Hi-Z" level to the ACOK terminal (pin 5) and outputs "L" level to the XACOK terminal (pin 18). When CTL terminal (pin 14) is set to "L" level, ACOK terminal (pin 5) and XACOK terminal (pin 18) are fixed to "Hi-Z" level.


(1) AC adapter presence

If you connect as shown in the figure below the presence of AC adapter can be easily detected because the signal is output from the ACOK terminal (pin 5) to microcomputer etc. In this case, if the CTL terminal is set to "L" level, IC becomes the standby state ($Icc = 0 \mu A$ Typ).




(2) Automatic changing system power supply between AC adapter and battery

The AC adapter voltage is detected and external switch at input side and battery side can be changed automatically with the connection as follows. Connect CTL terminal (pin 14) to VCC terminal (pin 21) for this function. OFF duty cycle becomes 100% when CS terminal (pin 22) voltage is made to be 0 V, if it is needed after full charge.



(3) Battery selector function


When control signal from microcomputer etc. is input to ACIN terminal (pin 7) as shown in the following diagram, ACOK terminal (pin 5) output voltage and XACOK terminal (pin 18) output voltage are controlled to select one of the two batteries for charge. Connect CTL terminal (pin 14) to VCC terminal (pin 21) for this function. OFF duty cycle becomes 100% when CS terminal (pin 22) voltage is made to be 0 V, if it is needed after full charge.




(4) When AC Comp. is not used

When AC Comp. (ACIN (pin 7) , ACOK (pin 5) , and XACOK (pin 18) terminals) is not used as follows, connect the ACIN (pin 7) , ACOK (pin 5) , and XACOK (pin 18) terminals to GND terminal (pin 23) .

And connect VCC terminal (pin 21) to system, as follows, to avoid the reverse current from the battery to the VCC terminal (pin 21) .



■ PHASE COMPENSATION




Lo: Inductance


RL: Equivalent series resistance of inductance


Co: Capacity of condenser

ESR: Equivalent series resistance of condenser

Ro: Load resistance








Notes: 1) Please review the Error Amp frequency characteristics, when LC filter parameter is modified.


2) When the ceramic capacitor is used as smoothing capacitor Co, phase margin is reduced because ESR of the ceramic capacitor is extremely small as shown in "Frequency Characteristics of LC filter which is using low ESR".

Therefore, change phase compensation of Error Amp or create resistance equivalent to ESR using pattern.




■ PROCESSING WITHOUT USING OF THE CURRENT AMP1 AND AMP2

When Current Amp is not used, connect the +INC1 terminal (pin 13), +INC2 terminal (pin 24), -INC1 terminal (pin 12), and -INC2 terminal (pin 1) to VREF terminal (pin 6), and then leave OUTC1 terminal (pin 10) and OUTC2 terminal (pin 2) open.




■ PROCESSING WITHOUT USING OF THE ERROR AMP1 AND AMP2


When Error Amp is not used, leave FB123 terminal (pin 15) open, connect the –INE1 terminal (pin 8) and –INE2 terminal (pin 4) to GND, and connect +INE1 terminal (pin 9) and +INE2 terminal (pin 3) to VREF terminal (pin 6).



■ PROCESSING WITHOUT USING OF THE CS TERMINAL

When soft-start function is not used, leave the CS terminal (pin 22) open.








(Continued)

(Continued)













• <AC adapter voltage detection block>



- <Bias voltage block>
- <MB39A125>
- <Invalidity current prevention block> <Output voltage switching function block> <MB39A126>








■ APPLICATION EXAMPLE 1

• MB39A125



■ PARTS LIST 1

• MB39A125


COMPONENT	ITEM	SPECIFICATION		VENDOR	PARTS No.
Q1, Q2, Q3	Pch FET	VDS = -30 V, ID = -7.0 A		NEC	μPA2714GR
D1	Diode	VF = 0.42 V (Max), At IF = 3 A		ROHM	RB053L-30
L1	Inductor	15 μΗ	$3.6~\text{A},50~\text{m}\Omega$	SUMIDA	CDRH104R-150
C1, C3, C4	Ceramics Condenser	10 μF	25 V	TDK	C3225X5R1E106K
C6	Ceramics Condenser	2200 pF	50 V	TDK	C1608JB1H222K
C7, C12	Ceramics Condenser	0.1 μF	50 V	TDK	C1608JB1H104K
C8, C10	Ceramics Condenser	6800 pF	50 V	TDK	C1608JB1H682K
C9, C11	Ceramics Condenser	0.22 μF	16 V	TDK	C1608JB1C224K
C13	Ceramics Condenser	22 pF	50 V	TDK	C1608CH1H220J
C14	Ceramics Condenser	47 pF	50 V	TDK	C1608CH1H470J
C15	Ceramics Condenser	0.22 μF	25 V	TDK	C2012JB1E224K
RS1	Resistor	15 m Ω	1%	KOA	SL1TTE15LOF
RS2	Resistor	33 m Ω	1%	KOA	SL1TTE33LOF
R3	Resistor	33 k Ω	0.5%	ssm	RR0816P-333-D
R4	Resistor	$47~\mathrm{k}\Omega$	0.5%	ssm	RR0816P-473-D
R5, R8	Resistor	100 k Ω	0.5%	ssm	RR0816P-104-D
R6, R7	Resistor	10 k Ω	0.5%	ssm	RR0816P-103-D
R9	Resistor	$36~\mathrm{k}\Omega$	0.5%	ssm	RR0816P-363-D
R10	Resistor	$20~\mathrm{k}\Omega$	0.5%	ssm	RR0816P-203-D
R11	Resistor	1.1 kΩ	0.5%	ssm	RR0816P-112-D
R12	Resistor	30 k Ω	0.5%	ssm	RR0816P-303-D
R13	Resistor	20 kΩ	0.5%	ssm	RR0816P-203-D
R14	Resistor	15 k Ω	0.5%	ssm	RR0816P-153-D
R15	Resistor	$68~\mathrm{k}\Omega$	0.5%	ssm	RR0816P-683-D
R16	Resistor	10 k Ω	0.5%	ssm	RR0816P-103-D
R17	Resistor	51 k Ω	0.5%	ssm	RR0816P-513-D
R18	Resistor	$24~\mathrm{k}\Omega$	0.5%	ssm	RR0816P-243-D
R19, R21, R23	Resistor	100 k Ω	0.5%	ssm	RR0816P-104-D
R20	Resistor	56 k Ω	0.5%	ssm	RR0816P-563-D
R22	Resistor	200 kΩ	0.5%	ssm	RR0816P-204-D

Note : NEC : NEC Corporation

ROHM: ROHM CO., LTD.
SUMIDA: Sumida Corporation
TDK: TDK Corporation
KOA: KOA Corporation
ssm: SUSUMU CO., LTD.

■ APPLICATION EXAMPLE 2

• MB39A126



■ PARTS LIST 2

• MB39A126

COMPONENT	ITEM	SPECII	FICATION	VENDOR	PARTS No.
Q1, Q2, Q3	Pch FET	VDS = -30 V, ID = -7.0 A		NEC	μPA2714GR
D1	Diode	VF = 0.42 V (N	Max) , At IF = 3 A	ROHM	RB053L-30
L1	Inductor	15 μΗ	$3.6~\text{A},50~\text{m}\Omega$	SUMIDA	CDRH104R-150
C1, C3, C4	Ceramics Condenser	10 μF	25 V	TDK	C3225X5R1E106K
C6	Ceramics Condenser	2200 pF	50 V	TDK	C1608JB1H222K
C7, C12	Ceramics Condenser	0.1 μF	50 V	TDK	C1608JB1H104K
C8, C10	Ceramics Condenser	6800 pF	50 V	TDK	C1608JB1H682K
C9, C11	Ceramics Condenser	0.22 μF	16 V	TDK	C1608JB1C224K
C13	Ceramics Condenser	22 pF	50 V	TDK	C1608CH1H220J
C14	Ceramics Condenser	47 pF	50 V	TDK	C1608CH1H470J
C15	Ceramics Condenser	0.22 μF	25 V	TDK	C2012JB1E224K
RS1	Resistor	15 mΩ	1%	KOA	SL1TTE15LOF
RS2	Resistor	$33~\mathrm{m}\Omega$	1%	KOA	SL1TTE33LOF
R3	Resistor	$33~\mathrm{k}\Omega$	0.5%	ssm	RR0816P-333-D
R4	Resistor	47 kΩ	0.5%	ssm	RR0816P-473-D
R5, R8	Resistor	100 kΩ	0.5%	ssm	RR0816P-104-D
R6, R7	Resistor	10 kΩ	0.5%	ssm	RR0816P-103-D
R9	Resistor	$36~\mathrm{k}\Omega$	0.5%	ssm	RR0816P-363-D
R10	Resistor	20 kΩ	0.5%	ssm	RR0816P-203-D
R11	Resistor	1.1 kΩ	0.5%	ssm	RR0816P-112-D
R12	Resistor	$30~\mathrm{k}\Omega$	0.5%	ssm	RR0816P-303-D
R13	Resistor	20 kΩ	0.5%	ssm	RR0816P-203-D
R14	Resistor	15 kΩ	0.5%	ssm	RR0816P-153-D
R15	Resistor	68 kΩ	0.5%	ssm	RR0816P-683-D
R16	Resistor	10 kΩ	0.5%	ssm	RR0816P-103-D
R17	Resistor	51 kΩ	0.5%	ssm	RR0816P-513-D
R18	Resistor	24 kΩ	0.5%	ssm	RR0816P-243-D
R19	Resistor	100 kΩ	0.5%	ssm	RR0816P-104-D
R20	Resistor	56 kΩ	0.5%	ssm	RR0816P-563-D

Note: NEC : NEC Corporation

ROHM: ROHM CO., LTD.
SUMIDA: Sumida Corporation
TDK: TDK Corporation
KOA: KOA Corporation
ssm: SUSUMU CO., LTD.

■ SELECTION OF COMPONENTS

• Pch MOS FET

The Pch MOS FET for switching use should be rated for at least +20% more than the input voltage. To minimize continuity loss, use a FET with low RDS (ON) between the drain and source. For high input voltage and high frequency operation, on-cycle switching loss will be higher so that power dissipation must be considered. In this application, the NEC μ PA2714GR is used. Continuity loss, on/off switching loss, and total loss are determined by the following formulas. The selection must ensure that peak drain current does not exceed rated values.

Continuity loss: Pc

$$Pc = I_{D^2} \times R_{DS (ON)} \times Duty$$

On-cycle switching loss: Ps (ON)

$$P_{S (ON)} = \frac{V_{D (Max)} \times I_{D} \times tr \times fosc}{6}$$

Off-cycle switching loss: Ps (OFF)

$$P_{S(OFF)} = \frac{V_{D (Max)} \times I_{D (Max)} \times tf \times fosc}{6}$$

Total loss: P⊤

$$P_T = P_C + P_{S(ON)} + P_{S(OFF)}$$

Example) Using the μPA2714GR 16.8 V setting

Input voltage $V_{IN~(Max)}=25~V$, output voltage $V_0=16.8~V$, drain current $I_D=3~A$, oscillation frequency fosc = 300 kHz, $L=15~\mu H$, drain-source on resistance $R_{DS~(ON)} \doteq 18~m\Omega$, $t_T \doteq 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~ns$, $t_T \leftrightarrow 15~n$

Drain current (Max): ID (Max)

$$I_{D \text{ (Max)}} = I_{O} + \frac{V_{IN} - V_{O}}{2L} t_{ON}$$

$$= 3 + \frac{25 - 16.8}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.672$$

$$\stackrel{\Rightarrow}{=} 3.6 \text{ A}$$

Drain current (Min): ID (Min)

$$\begin{array}{lll} I_{D \; (Min)} & = & Io - & \dfrac{V_{IN} - Vo}{2L} \; to N \\ \\ & = & 3 - & \dfrac{25 - 16.8}{2 \times 15 \times 10^{-6}} \times \dfrac{1}{300 \times 10^{3}} \times \; 0.672 \\ \\ & \stackrel{\div}{=} \; \; 2.4 \; A \end{array}$$

Pc =
$$I_D^2 \times R_{DS(ON)} \times Duty$$

= $3^2 \times 0.018 \times 0.672$
\(\ddot\) \(\dot\) \(0.109 \text{ W}\)

$$P_{S (ON)} = \frac{V_D \times I_D \times tr \times fosc}{6}$$

$$= \frac{25 \times 3 \times 15 \times 10^{-9} \times 300 \times 10^3}{6}$$

$$P_{S(OFF)} = \frac{V_D \times I_{D \text{ (Max)}} \times tf \times fosc}{6}$$

$$= \frac{25 \times 3.6 \times 42 \times 10^{-9} \times 300 \times 10^{3}}{6}$$

$$\Rightarrow 0.189 \text{ W}$$

$$P_T = P_C + P_{S(ON)} + P_{S(OFF)}$$

 $\div 0.109 + 0.056 + 0.189$
 $\div 0.354 \text{ W}$

The above power dissipation figures for the μPA2714GR are satisfied with ample margin at 2.0 W.

12.6 V setting

Input voltage $V_{IN~(Max)}=22~V$, output voltage $V_0=12.6~V$, drain current $I_D=3~A$, oscillation frequency fosc = 300 kHz, $L=15~\mu H$, drain-source on resistance $R_{DS~(ON)} \doteq 18~m\Omega$, $tr \doteq 15~ns$, $tf \doteq 42~ns$

Drain current (Max) : $I_{D (Max)}$

$$I_{D (Max)} = I_{O} + \frac{V_{IN} - V_{O}}{2L} t_{ON}$$

$$= 3 + \frac{22 - 12.6}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.572$$

$$\stackrel{\Rightarrow}{=} 3.6 A$$

Drain current (Min): ID (Min)

$$I_{D \text{ (Min)}} = I_{O} - \frac{V_{IN} - V_{O}}{2L} t_{ON}$$

$$= 3 - \frac{22 - 12.6}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.572$$

$$\stackrel{\Rightarrow}{=} 2.4 \text{ A}$$

$$Pc = I_{D^2} \times R_{DS (ON)} \times Duty$$
$$= 3^2 \times 0.018 \times 0.572$$
$$\Rightarrow 0.093 \text{ W}$$

$$P_{S (ON)} = \frac{V_D \times I_D \times tr \times fosc}{6}$$

$$= \frac{22 \times 3 \times 15 \times 10^{-9} \times 300 \times 10^3}{6}$$

$$= \frac{0.050 \text{ W}}{6}$$

$$\begin{array}{ll} \mathsf{Ps}(\mathsf{OFF}) & = \frac{\mathsf{V}_\mathsf{D} \times \mathsf{I}_\mathsf{D}\,(\mathsf{Max}) \,\times \mathsf{tf} \times \mathsf{fosc}}{6} \\ \\ & = \frac{22 \times 3.6 \times 42 \times 10^{-9} \times 300 \times 10^3}{6} \\ \\ & \doteqdot \quad 0.166 \; \mathsf{W} \end{array}$$

$$P_T = P_C + P_{S(ON)} + P_{S(OFF)}$$

 $\div 0.093 + 0.050 + 0.166$
 $\div 0.309 W$

The above power dissipation figures for the µPA2714GR are satisfied with ample margin at 2.0 W.

The Pch MOS FET for switching use must use the one of more than input voltage +20%.

FET which operates when the AC adapter is connected should select FET which satisfies the current decided by sense resistance R1 enough. Because FET which operates when the AC adapter is not connected becomes a supply by the battery, it is necessary to select FET which satisfies the current of the system enough.

In this application, the NEC μ PA2714GR is used.

Inductor

In selecting inductors, it is of course essential not to apply more current than the rated capacity of the inductor, but also to note that the lower limit for ripple current is a critical point that if reached will cause discontinuous operation and a considerable drop in efficiency. This can be prevented by choosing a higher inductance value, which will enable continuous operation under light-loads.

Note that if the inductance value is too high, however, direct current resistance (DCR) is increased and this will also reduce efficiency. The inductance must be set at the point where efficiency is greatest.

Note also that the DC superimposition characteristic becomes worse as the load current value approaches the rated current value of the inductor, so that the inductance value is reduced and ripple current increases, causing loss of efficiency.

The selection of rated current value and inductance value will vary depending on where the point of peak efficiency lies with respect to load current.

Inductance values are determined by the following formulas.

The L value for all load current conditions is set so that the peak to peak value of the ripple current is 1/2 the load current or less.

Inductance value: L

$$L \quad \geq \ \frac{2\left(V_{IN} - V_{O}\right)}{I_{O}} \, t_{ON}$$

16.8 V output

Example)

L
$$\geq \frac{2 \left(V_{\text{IN (Max)}} - V_{\text{O}} \right)}{I_{\text{O}}} t_{\text{ON}}$$

 $\geq \frac{2 \times (25 - 16.8)}{3} \times \frac{1}{300 \times 10^{3}} \times 0.672$
 $\geq 12.2 \, \mu \text{H}$

12.6 V output

Example)

L
$$\geq \frac{2 (V_{IN (Max)} - V_0)}{I_0} t_{ON}$$

 $\geq \frac{2 \times (22 - 12.6)}{3} \times \frac{1}{300 \times 10^3} \times 0.572$
 $\geq 12.0 \,\mu\text{H}$

Inductance values derived from the above formulas are values that provide sufficient margin for continuous operation at maximum load current, but at which continuous operation is not possible at light loads. It is therefore necessary to determine the load level at which continuous operation becomes possible. In this application, the SUMIDA CDRH104R-150 is used. The following formula is available to obtain the load current as a continuous current condition when 15 µH is used.

The value of the load current satisfying the continuous current condition: lo

$$lo \ge \frac{Vo}{2l} toff$$

Example) Using the CDRH104R-150

15 μ H (tolerance \pm 30%) , rated current = 3.6 A

Io
$$\geq \frac{\text{Vo}}{2\text{L}} \text{toff}$$

$$\geq \frac{16.8}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times (1 - 0.672)$$

$$\geq 0.61 \text{ A}$$

12.6 V output

Io
$$\geq \frac{\text{Vo}}{2\text{L}}$$
 toff
 $\geq \frac{12.6}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times (1 - 0.572)$
 $\geq 0.60 \text{ A}$

To determine whether the current through the inductor is within rated values, it is necessary to determine the peak value of the ripple current as well as the peak-to-peak values of the ripple current that affects the output ripple voltage. The peak value and peak-to-peak value of the ripple current can be determined by the following formulas.

Peak Value : IL

$$I_L \ge I_O + \frac{V_{IN} - V_O}{2L} t_{ON}$$

Peak-to-peak Value : ΔIL

$$\Delta I_L = \frac{V_{IN} - V_O}{I} t_{ON}$$

Example) Using the CDRH104R-150 $15 \mu H$ (tolerance $\pm 30\%$), rated current = 3.6 A

Peak Value

16.8 V output

$$I_{L} \geq I_{O} + \frac{V_{IN} - V_{O}}{2L} t_{ON}$$

$$\geq 3 + \frac{25 - 16.8}{2 \times 15 \times 10^{-6}} \times \frac{1}{300 \times 10^{3}} \times 0.672$$

$$\geq 3.6 \text{ A}$$

12.6 V output

$$\begin{array}{lll} I_L & \geq & I_O + \dfrac{V_{IN} - V_O}{2L} t_{ON} \\ & \geq & 3 + \dfrac{22 - 12.6}{2 \times 15 \times 10^{-6}} \times \dfrac{1}{300 \times 10^3} \times \ 0.572 \\ & \geq & 3.6 \ A \end{array}$$

Peak-to-peak Value 16.8 V output

$$\Delta I_L = \frac{V_{IN} - V_0}{L} \text{ ton}$$

$$= \frac{25 - 16.8}{15 \times 10^{-6}} \times \frac{1}{300 \times 10^3} \times 0.672$$

$$= \frac{1.22 \text{ A}}{1}$$

12.6 V output

$$\Delta I_L = \frac{V_{IN} - V_O}{L} t_{ON}$$

$$= \frac{22 - 12.6}{15 \times 10^{-6}} \times \frac{1}{300 \times 10^3} \times 0.572$$

$$= \frac{1.2 \text{ A}}{100 \times 10^{-6}} \times \frac{1}{300 \times 10^{-6}} \times 0.572$$

• Flyback diode

Shottky barrier diode (SBD) is generally used for the flyback diode when the reverse voltage to the diode is less than 40V. The SBD has the characteristics of higher speed in terms of faster reverse recovery time, and lower forward voltage, and is ideal for achieving high efficiency. As long as the DC reverse voltage is sufficiently higher than the input voltage, and the mean current flowing during the diode conduction time is within the mean output current level, and as the peak current is within the peak surge current limits, there is no problem. In this application the ROHM RB053L-30 are used. The diode mean current and diode peak current can be obtained by the following formulas.

Diode mean current : Ibi

$$I_{Di} \geq I_{O} \times (1 - \frac{V_{O}}{V_{IN}})$$

Diode peak current : Ibip

$$I_{Dip} \geq (I_{O} + \frac{V_{O}}{2I} t_{OFF})$$

Example) Using the RB053L-30

 V_R (DC reverse voltage) = 30 V, mean output current = 3.0 A, peak surge current = 70 A, V_F (forward voltage) = 0.42 V, at I_F = 3.0 A

16.8 V output

$$I_{DI} \geq I_{O} \times \left(1 - \frac{V_{O}}{V_{IN}}\right)$$
$$\geq 3 \times \left(1 - 0.672\right)$$
$$\geq 0.984 \text{ A}$$

12.6 V output

16.8 V output

$$I_{D}ip \geq (I_{O} + \frac{V_{O}}{2L} t_{OFF})$$

$$\geq 3.6 A$$

12.6 V output

$$\begin{array}{rcl}
\text{IDIP} & \geq & \left(\text{IO} + \frac{\text{VO}}{2\text{L}} \text{ toff}\right) \\
& \geq & 3.6 \text{ A}
\end{array}$$

• Charge current sense resistor

Please note the following in selecting the charge current sense resistance. First of all, meet the electric power to the flowing current. However, the conversion efficiency deteriorates because the loss in the sense resistance grows when resistance is adjusted to a too big value. The accuracy of the charge current deteriorates because the voltage difference of both ends of the sense resistance becomes small when resistance is adjusted to a too small value oppositely. 33 m Ω of the KOA SL1TTE33LOF is used in this application. The sense resistance value can be determined by the following formulas.

In this application, 33 m Ω of the KOA SL1TTE33LOF is used.

Sense resistor: RS2

$$RS2 = \frac{+INE1}{20 \times Io}$$

Example) When the +INE1 terminal (pin 9) voltage is 2 V and the charge current (Io) is 3.0 A

RS2 =
$$\frac{+INE1}{20 \times Io}$$
$$= \frac{2}{20 \times 3.0}$$
$$= \frac{33.3 \text{ m}\Omega}{20 \times 3.0}$$

• Input current sense resistor

Please note the following in selecting the input current sense resistance. First of all, meet the electric power to the flowing current. However, the conversion efficiency deteriorates because the loss in the sense resistance grows when resistance is adjusted to a too big value. The accuracy of the input current deteriorates because the voltage difference of both ends of the sense resistance becomes small when resistance is adjusted to a too small value oppositely. 33 m Ω of the KOA SL1TTE33LOF is used in this application. The sense resistance value can be determined by the following formulas.

In this application, 15 m Ω of the KOA SL1TTE15LOF is used.


Sense resistor: RS1

$$RS1 = \frac{+INE2}{20 \times I_{IN}}$$


Example) When the +INE2 terminal (pin 3) voltage is 1.79 V and the input current (I_{IN}) is 6.0 A


RS1 =
$$\frac{+INE2}{20 \times I_{IN}}$$
$$= \frac{1.79}{20 \times 6.0}$$
$$= \frac{14.9 \text{ m}\Omega}{4.9 \text{ m}\Omega}$$

■ REFERENCE DATA




(Continued)





(Continued)

(Continued)




■ USAGE PRECAUTIONS

- Printed circuit board ground lines should be set up with consideration for common impedance.
- Take appropriate static electricity measures.
- Containers for semiconductor materials should have anti-static protection or be made of conductive material.
- After mounting, printed circuit boards should be stored and shipped in conductive bags or containers.
- Work platforms, tools, and instruments should be properly grounded.
- Working personnel should be grounded with resistance of 250 k Ω to 1 M Ω between body and ground.
- Do not apply negative voltages.
- \bullet The use of negative voltages below -0.3 V may create parasitic transistors on LSI lines, which can cause abnormal operation.


■ ORDERING INFORMATION

Part number	Package	Remarks
MB39A125PFV	24-pin plastic SSOP (FPT-24P-M03)	
MB39A125WQN	28-pin plastic QFN (LCC-28P-M11)	
MB39A126PFV	24-pin plastic SSOP (FPT-24P-M03)	
MB39A126WQN	28-pin plastic QFN (LCC-28P-M11)	

■ PACKAGE DIMENSIONS



(Continued)



FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

http://www.fmk.fujitsu.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD.

151 Lorong Chuan, #05-08 New Tech Park,
Singapore 556741

Tel: +65-6281-0770 Fax: +65-6281-0220

http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm.3102, Bund Center, No.222 Yan An Road(E), Shanghai 200002, China
Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD.
10/F., World Commerce Centre, 11 Canton Road
Tsimshatsui, Kowloon
Hong Kong
Tel: +852-2377-0226 Fax: +852-2376-3269
http://cn.fujitsu.com/fmc/tw

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Strategic Business Development Dept.