ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)

V _{CC} , V _L 0.3V to +4V
$I/O V_{CC}$, CLK_V _{CC} 0.3V to (V _{CC} + 0.3V)
$I/O V_L$, CLK_V ₁ , CLK_RET0.3V to (V _L + 0.3V)
EN0.3V to +4V
Short-Circuit Duration I/O V_L , I/O V_{CC} ,
CLK_V _{CC} , CLK_V _L , CLK_RET to GNDContinuous
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
16-Bump UCSP (derate 8.2mW/°C)660mW
16-Pin TQFN (derate 25.0mW/°C)

Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Bump Temperature (soldering)	+235°C
Lead Temperature (soldering, 10s)	+300°C

MIXIM

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +2.2V to +3.6V, V_L = +1.62V to +3.2V, EN = V_L, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, V_L = +1.8V and T_A = +25°C.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
POWER SUPPLIES	·	· · · · · · · · · · · · · · · · · · ·					
V _L Supply Range	VL	(Note 2)	1.62		3.20	V	
V _{CC} Supply Range	Vcc		2.2		3.6	V	
Supply Current from V _{CC}	IQVCC	$I/O V_{CC_{-}} = V_{CC}, I/O V_{L_{-}} = V_{L}$		16	25	μA	
Supply Current from V_L	IQVL	$I/O V_{CC_{-}} = V_{CC}, I/O V_{L_{-}} = V_{L}$		6	10	μA	
		$T_{A} = +25^{\circ}C, EN = GND \text{ or } V_{L} > V_{CC} + 0.7V,$ MAX13030E–MAX13034E		2	4	0	
V _{CC} Shutdown Supply Current	ISHDN-VCC	$T_A = +25^{\circ}C, V_L > V_{CC} + 0.7V,$ MAX13035E,		2	4	μA	
V _L Shutdown Supply Current	I _{SHDN-VL}	$T_A = +25^{\circ}C$, EN = GND or $V_L > V_{CC} + 0.7V$, MAX13030E–MAX13034E		0.1	4	μA	
	-	$T_A = +25^{\circ}C, V_L > V_{CC} + 0.7V, MAX13035E$		0.1	4	1	
I/O V _{CC} _, I/O V _L _, CLK_V _{CC} Tri-State Leakage Current	ILEAK	$T_A = +25^{\circ}C$, EN = GND or $V_L > V_{CC} + 0.7V$		0.1	2	μΑ	
EN Input Leakage Current	ILEAK_EN	T _A = +25°C, MAX13030E–MAX13034E			1	μΑ	
V _L - V _{CC} Shutdown Threshold High	V _{TH_H}	V _{CC} rising	-0.2	0.05VL	0.7	V	
V _L - V _{CC} Shutdown Threshold Low	V _{TH_L}	V _{CC} falling	-0.2	$0.1 V_L$	0.7	V	
I/O V _{CC} _Pulldown Resistance During Shutdown			10	16.5	23	kΩ	
I/O V _{CC} _Pullup Resistance During Shutdown	RVCC_PU_SD	SD EN = GND, MAX13031E		16.5	23	kΩ	
I/O VL_ Pulldown Resistance During Shutdown	RvL_PD_SD	EN = GND, MAX13033E/MAX13034E	10	16.5	23	kΩ	

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +2.2V to +3.6V, V_L = +1.62V to +3.2V, EN = V_L, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, V_L = 1.8V and T_A = +25°C.) (Notes 1, 2)

SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Rvl_pu_sd	$(V_L > V_{CC} + 0.7V)$, MAX13035E	45	75	105	kΩ
R _{VL_PU}	$EN = V_{CC} \text{ or } V_L, I/O V_{L_} = GND$	20			μA
Rvcc_pu	$EN = V_{CC} \text{ or } V_L, I/O V_{CC_} = GND$	20			μA
RIOVL_IOVCC	(Note 3)		3		kΩ
	Human Body Model, C _{VCC} = 1.0µF		±15		
	IEC 61000-4-2 Air-Gap Discharge, Cvcc = 1.0μF		±12		kV
IEC 61000-4-2 Contact Discharge, C _{VCC} = 1.0μF ±8		±8			
VIHL	(Note 4)			V _L - 0.2	V
VILL	(Note 4)	0.15			V
VIHC	(Note 4)			V _{CC} - 0.4	V
VILC	(Note 4)	0.2			V
VIH	MAX13030E-MAX13034E			V _L - 0.4	V
VIL	MAX13030E-MAX13034E	0.4			V
V _{OHL}	OHL $I/O V_L$, CLK_VL, CLK_RET source current = 20 μ A, I/O V _{CC} \geq V _{CC} - 0.4V				V
Voll	I/O VL_, CLK_VL, CLK_RET sink current = 20μ A, I/O V _{CC} ≤ 0.2 V			1/3 VL	V
Vонс	$I/O V_{CC_{-}}, CLK_V_{CC}$ source current = 20µA, $I/O V_{L_{-}} \ge V_{L} - 0.2V$	2/3 Vcc			V
	RvL_PU Rvcc_PU Rvcc_PU RiovL_Iovcc VIHL VIHL VIHC VIH VIH VIH VIH VIH	RvL_PU_SD $(V_L > V_{CC} + 0.7V)$, MAX13035E RvL_PU $EN = V_{CC}$ or V_L , $I/O V_L_ = GND$ $RvCC_PU$ $EN = V_{CC}$ or V_L , $I/O V_{CC} = GND$ $RiOVL_IOVCC$ $(Note 3)$ Human Body Model, $C_{VCC} = 1.0\muF$ $IEC 61000-4-2$ Air-Gap Discharge, $C_{VCC} = 1.0\muF$ $VICC = 1.0\muF$ $VILC$ $(Note 4)$ $VILL$ $(Note 4)$ $VILC$ $(Note 4)$ $VILC$ $(Note 4)$ VIL $MAX13030E-MAX13034E$ VOH $VOV_L, CLK_VL, CLK_RET source current = 20\muA, I/O V_{CC} = VCC - 0.4V VOL I/O V_L, CLK_VL, CLK_RET sink current = 20\muA, I/O V_{CC} = 0.2V $	$R_{VL_PU_SD}$ $(V_L > V_{CC} + 0.7V), MAX13035E$ 45 R_{VL_PU} $EN = V_{CC} \text{ or } V_L, I/O V_{L_} = GND$ 20 R_{VCC_PU} $EN = V_{CC} \text{ or } V_L, I/O V_{CC_} = GND$ 20 R_{IOVL_IOVCC} $EN = V_{CC} \text{ or } V_L, I/O V_{CC_} = GND$ 20 R_{IOVL_IOVCC} $(Note 3)$ 20 R_{IOVL_IOVCC} $(Note 4)$ 20 V_{IHL} $(Note 4)$ $O.15$ V_{IHC} $(Note 4)$ $O.2$ V_{IHC} $(Note 4)$ $O.2$ V_{ILC} $(Note 4)$ $O.2$ V_{IH} $MAX13030E-MAX13034E$ $O.4$ V_{ILC} $(NO V_{L, CLK_V_L, CLK_RET source current)$ $2/3 V_L$ V_{IH} $I/O V_{L, CLK_V_L, CLK_RET source current)$ $2/3 V_L$ V_{OLL} $I/O $	$R_{VL_PU_SD}$ $(V_L > V_{CC} + 0.7V), MAX13035E$ 45 75 R_{VL_PU} $EN = V_{CC}$ or $V_L, I/O V_{L_} = GND$ 20 R_{VCC_PU} $EN = V_{CC}$ or $V_L, I/O V_{CC_} = GND$ 20 R_{IOVL_IOVCC} $(Note 3)$ 3 $Human Body Model, C_{VCC} = 1.0\muF$ ± 15 $IEC 61000 - 4.2 Air-Gap Discharge, C_{VCC} = 1.0\muF$ ± 12 $IEC 61000 - 4.2 Contact Discharge, C_{VCC} = 1.0\muF$ ± 8 V_{ICC} $(Note 4)$ 0.15 V_{ILL} $(Note 4)$ 0.15 V_{ILL} $(Note 4)$ 0.2 V_{ILC} $(Note 4)$ 0.2 V_{ILC} $(Note 4)$ 0.2 V_{IL} $MAX13030E-MAX13034E$ 0.4 V_{IL} $MAX13030E-MAX13034E$ 0.4 V_{IL} $MAX13030E-MAX13034E$ 0.4 V_{OLL} $V_{OV_{C} < V_{C} < 0.4V$ $2/3 V_L$ V_{OLL} $V_{OV_{C} < 0.2V$ $2/3 V_L$	$R_{VL}PU_SD$ $(V_L > V_{CC} + 0.7V)$, MAX13035E 45 75 105 $R_{VL}PU$ $EN = V_{CC}$ or V_L , I/O $V_{L_} = GND$ 20 20



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +2.2V \text{ to } +3.6V, V_L = +1.62V \text{ to } +3.2V, \text{ EN} = V_L, T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3.3V, V_L = 1.8V \text{ and } T_A = +25^\circ\text{C}.) \text{ (Notes 1, 2)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
$\begin{array}{c c} \mbox{I/O V}_{CC_{-}}, \mbox{CLK_V}_{CC} \mbox{Output-} \\ \mbox{Voltage Low} \end{array} & V_{OLC} & \mbox{I/O V}_{CC_{-}}, \mbox{CLK_V}_{O} \\ \mbox{I/O V}_{-} \leq 0.15 V \end{array}$		I/O V _{CC} , CLK_V _{CC} sink current = 20 μ A, I/O V _L \leq 0.15V			1/3 V _{CC}	V
RISE/FALL TIME ACCELERATO	R STAGE (No	te 3)				
		On falling edge		3		
Accelerator Pulse Duration		On rising edge		3		ns
VL-Output-Accelerator Source		V _L = 1.62V		11		0
Impedance		V _L = 3.2V		6		Ω
V _{CC} -Output-Accelerator Source		$V_{CC} = 2.2V$		9		0
Impedance		$V_{CC} = 3.6V$		8		Ω
VL-Output-Accelerator Sink		V _L = 1.62V		9		0
Impedance		V _L = 3.2V		8		Ω
V _{CC} -Output-Accelerator Sink		$V_{CC} = 2.2V$		10		0
Impedance		$V_{CC} = 3.6V$		9		Ω

TIMING CHARACTERISTICS

 $(V_{CC} = +2.2V \text{ to } +3.6V, V_L = +1.62V \text{ to } +3.2V, C_{I/OVL} \le 15pF, C_{I/OVCC} \le 15pF, R_{SOURCE} = 150\Omega, EN = V_L, I/O V_L_ \text{ to I/O } V_{CC_} \text{ rise/fall time} = 3ns, T_A = -40^{\circ}C \text{ to } +85^{\circ}C$, unless otherwise noted. Typical values are at $V_{CC} = +3.3V$, $V_L = 1.8V$ and $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
I/O V _{CC} _, CLK_V _{CC} Rise Time	^t RVCC	$R_S = 150\Omega$, $C_{I/OVCC} = 10pF$, $C_{CLK_VCC} = 10pF$, push-pull drivers (Figure 1)			2.5	ns
I/O V _{CC} , CLK_V _{CC} Fall Time	tfvcc	$R_S = 150\Omega$, $C_{I/OVCC} = 10pF$, $C_{CLK_VCC} = 10pF$ (Figures 1, 2)			2.5	ns
I/O VL_, CLK_VL Rise Time	t _{RVL}	$R_S = 150\Omega$, $C_{I/OVL} = 15pF$, $C_{CLK_VL} = 15pF$, push-pull drivers (Figure 3)			2.5	ns
I/O VL_, CLK_VL Fall Time	t _{FVL}	$R_S = 150\Omega$, $C_{I/OVL} = 15pF$, $C_{CLK_VL} = 15pF$ (Figures 3, 4)			2.5	ns
Propagation Delay (Driving I/O VL_, CLK_VL)	tpvL-vcc	$R_S = 150\Omega$, $C_{I/OVCC} = 10pF$, $C_{CLK_VCC} = 10pF$, push-pull drivers (Figure 1)			6.5	ns
Propagation Delay (Driving I/O V _{CC} , CLK_V _{CC})	tpvcc-vl	$R_S = 150\Omega$, $C_{I/OVL} = 15pF$, $C_{CLK_VL} = 15pF$, push-pull drivers (Figure 3)			6.5	ns
Channel-to-Channel Skew	t SKEW	$R_S = 150\Omega$, $C_{I/OVCC} = 10pF$, $C_{I/OVL} = 15pF$			0.8	ns
Propagation Delay from I/O V _L to I/O V _{CC} after EN	ten-vcc	$\label{eq:RLOAD} \begin{split} R_{LOAD} &= 1 M \Omega, \ C_{I/OVCC} = 10 \text{pF} \ (\text{Figure 5}) \\ (\text{MAX13030E-MAX13034E}) \end{split}$		5		μs

M/IXI/M

TIMING CHARACTERISTICS (continued)

 $(V_{CC} = +2.2V \text{ to } +3.6V, V_L = +1.62V \text{ to } +3.2V, C_{I/OVL} \le 15\text{pF}, C_{I/OVCC} \le 15\text{pF}, R_{SOURCE} = 150\Omega$, EN = V_L, I/O V_L to I/O V_{CC} rise/fall time = 3ns, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at V_{CC} = +3.3V, V_L = 1.8V and T_A = +25°C.) (Note 1)

PARAMETER SYMBOL		CONDITIONS	MIN	ТҮР	MAX	UNITS
Propagation Delay from I/O V _{CC} to I/O V _L after EN	ten-vl	$R_{LOAD} = 1M\Omega$, $C_{I/OVL} = 15pF$ (Figure 5) (MAX13030E-MAX13034E)		5		μs
Maximum Data Rate		Push-pull operation, $R_{SOURCE} = 150_$, CI/OVCC_ = 10pF, CI/OVL_ = 15pF, C _{CLK_VCC} = 10pF, C _{CLK_VL} = 15pF	100			Mbps

Note 1: All units are 100% production tested at $T_A = +25^{\circ}$ C. Limits over the operating temperature range are guaranteed by design and not production tested.


Note 2: V_L must be less than or equal to V_{CC} - 0.2V during normal operation. However, V_L can be greater than V_{CC} during startup and shutdown conditions and the part will not latch-up or be damaged.

Note 3: Guaranteed by design.

Note 4: Input thresholds are referenced to the boost circuit.

Typical Operating Characteristics

 $(V_{CC} = 3.3V, V_L = 1.8V, C_L = 15pF, R_{SOURCE} = 150\Omega, data rate = 100Mbps, push-pull driver, T_A = +25^{\circ}C, unless otherwise noted.)$




///XI//


Typical Operating Characteristics (continued)


PROPAGATION DELAY vs. CAPACITIVE


LOAD ON I/O V_{CC} (DRIVING I/O V_L)


 $(V_{CC} = 3.3V, V_L = 1.8V, C_L = 15pF, R_{SOURCE} = 150\Omega, data rate = 100Mbps, push-pull driver, T_A = +25^{\circ}C, unless otherwise noted.)$












Pin Description

	PIN					
MAX13030E	-MAX13034E	MAX1	3035E	NAME	FUNCTION	
UCSP	TQFN	UCSP	TQFN			
A1	4	A1	4	I/O VL3	Input/Output 3. Referenced to VL.	
A2	6	A2	6	I/O V _{CC} 3	Input/Output 3. Referenced to V _{CC} .	
A3	7	A3	7	I/O V _{CC} 4	Input/Output 4. Referenced to V _{CC} .	
A4	9	A4	9	I/O VL4	Input/Output 4. Referenced to VL.	
B1	3	B1	3	I/O VL2	Input/Output 2. Referenced to VL.	
B2	5	B2	5	I/O V _{CC} 2	Input/Output 2. Referenced to V _{CC} .	
B3	8	B3	8	I/O V _{CC} 5	Input/Output 5. Referenced to V _{CC} .	
B4	10	B4	10	I/O VL5	Input/Output 5. Referenced to VL.	
C1	2	C1	2	VL	Logic-Supply Voltage, +1.62V to +3.2V. Bypass V _L to GND with a 0.1 μ F capacitor placed as close as possible to the device.	
C2	16	C2	16	Vcc	Power-Supply Voltage, +2.2V to +3.6V. Bypass V _{CC} to GND with a 0.1 μ F ceramic capacitor. For full ESD protection, connect a 1 μ F ceramic capacitor from V _{CC} to GND as close as possible to the V _{CC} input.	
C3	13	C3	13	GND	Ground	
C4	11	_	_	EN	Enable Input. Drive EN to GND for shutdown mode, or drive EN to V_L or V_{CC} for normal operation.	
D1	1	D1	1	I/O VL1	Input/Output 1. Referenced to VL.	
D2	15	D2	15	I/O V _{CC} 1	Input/Output 1. Referenced to V _{CC} .	
D3	14		_	I/O V _{CC} 6	Input/Output 6. Referenced to V _{CC} .	
D4	12	_	_	I/O VL6	Input/Output 6. Referenced to VL.	
_	_	C4	11	CLK_RET	Clock Return Output. CLK_RET is the returned signal of a clock applied to CLK_VL. CLK_RET is referenced to VL.	
_		D3	14	CLK_VCC	Translator Channel for a Clock Applied to V _{CC}	
_	_	D4	12	CLK_VL	Translator Channel for a Clock Applied to VL	
_	EP		EP	EP	Exposed Paddle. Connect exposed paddle to GND.	



Test Circuits/Timing Diagrams

Figure 1. Push-Pull Driving I/O VL_ Test Circuit and Timing




Figure 2. Open-Drain Driving I/O VL_ Test Circuit and Timing

Test Circuits/Timing Diagrams (continued)






Figure 3. Push-Pull Driving I/O V_{CC}_ Test Circuit and Timing





Figure 4. Open-Drain Driving I/O V_{CC}_ Test Circuit and Timing





Test Circuits/Timing Diagrams (continued)

Figure 5. Enable Test Circuit and Timing

MAX13030E-MAX13035E

Detailed Description

The MAX13030E–MAX13035E 6-channel, bidirectional level translators provide the level shifting necessary for 100Mbps data transfer in multivoltage systems. The MAX13030E–MAX13035E are ideally suited for memory card level translation, as well as generic level translation in systems with six channels. Externally applied voltages, V_{CC} and V_L, set the logic levels on either side of the device. Logic signals present on the V_L side of the device appear as a higher voltage logic signal on the V_{CC} side of the device, and vice versa. The MAX13035E features a CLK_RET output that returns the same clock signal applied to the CLK_V_L input.

The MAX13030E–MAX13035E operate at full speed with external drivers that source as little as 4mA output current. Each I/O channel is pulled up to V_{CC} or V_L by an internal 30 μ A current source, allowing the MAX13030E–MAX13035E to be driven by either pushpull or open-drain drivers.

The MAX13030E–MAX13034E feature an enable (EN) input that places the device into a low-power shutdown mode when driven low. The MAX13030E–MAX13035E features an automatic shutdown mode that disables the part when V_{CC} is less than V_L. The state of I/O V_{CC} and I/O V_L during shutdown is chosen by selecting the appropriate part version (see *Ordering Information/ Selector Guide*).

The MAX13030E–MAX13035E accept V_{CC} voltages from +2.2V to +3.6V and V_L voltages from +1.62V to +3.2V.

Level Translation

For proper operation, ensure that $+2.2V \le V_{CC} \le +3.6V$, and $+1.62V \le V_L \le V_{CC} - 0.2V$. When power is supplied to V_L while V_{CC} is either missing or less than V_L , the MAX13030E–MAX13035E automatically enters a low- power mode. In addition, the MAX13030E– MAX13034E enters a low-power mode if EN = 0V. This allows V_{CC} to be disconnected and still have a known state on I/O V_L. The maximum data rate depends heavily on the load capacitance (see the *Typical Operating Characteristics Rise/Fall Times*), output impedance of the driver, and the operating voltage range.

Input Driver Requirements

The MAX13030E–MAX13035E architecture is based on an nMOS pass gate and output accelerator stages (see Figure 6). Output accelerator stages are always in tristate mode except when there is a transition on any of the translators on the input side, either I/O V_L, CLK_V_L, I/O V_{CC}, or CLK_V_{CC}. A short pulse is then generated during which the output accelerator stages become active and charge/discharge the capacitances at the I/Os. Due to its architecture, both input stages become




Figure 6. Simplified Functional Diagram for One I/O Line

active during the one-shot pulse. This can lead to some current feeding into the external source that is driving the translator. However, this behavior helps to speed up the transition on the driven side.

The MAX13030E–MAX13035E have internal current sources capable of sourcing 30µA to pullup the I/O lines. These internal pullup current sources allow the inputs to be driven with open-drain drivers, as well as push-pull drivers. It is not recommended to use external pullup resistors on the I/O lines. The architecture of the MAX13030E–MAX13035E permit either side to be driven with a minimum of 4mA drivers or larger.

Output Load Requirements

The MAX13030E–MAX13035E I/O are designed to drive CMOS inputs. Do not load the I/O lines with a resistive load less than $25k\Omega$ and do not place an RC circuit at the input of these devices to slow down the edges. If a slower rise/fall time is required, refer to the MAX3000E/MAX3001E logic-level translator datasheet. For I²C level translation, refer to the MAX3372E–MAX3379E/MAX3390E–MAX3393E datasheet.

Shutdown Mode

The MAX13030E–MAX13034E feature an enable (EN) input that places the device into a low-power shutdown mode when driven low. The MAX13030E–MAX13035E features an automatic shutdown mode that disables the part when V_{CC} is missing or less than V_L.



MAX13030E-MAX13035E

6-Channel High-Speed Logic-Level Translators

Clock Return (CLK_RET)

The MAX13035E features a CLK_RET output that returns the clock signal applied to CLK_V_L. CLK_V_L and CLK_V_{CC} are identical to the other I/O channels, the only difference being that CLK_V_{CC} is internally tied to the V_{CC} side of CLK_RET (see the *Functional Diagram*).

Application Information

Layout Recommendations

Use standard high-speed layout practices when laying out a board with the MAX13030E–MAX13035E. For example, to minimize line coupling, place all other signal lines not connected to the MAX13030E–MAX13035E at least 1x the substrate height of the PCB away from the input and output lines of the MAX13030E–MAX13035E.

Power-Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass V_L and V_{CC} to ground with 0.1µF ceramic capacitors. Place all capacitors as close as possible to the power-supply inputs. For full ESD protection, bypass V_{CC} with a 1µF ceramic capacitor located as close as possible to the V_{CC} input.

Unidirectional vs. Bidirectional Level Translator

The MAX13030E–MAX13035E bidirectional level translators can operate as a unidirectional device to translate signals without inversion. These devices provide the smallest solution (UCSP package) for unidirectional level translation without inversion.

Use with External Pullup/Pulldown Resistors

Due to the architecture of the MAX13030E– MAX13035E, it is not recommended to use external pullup or pulldown resistors on the bus. In certain applications, the use of external pullup or pulldown resistors is desired to have a known bus state when there is no active driver on the bus. For example, this may happen when interfacing to a memory card slot with no memory card inserted. The MAX13030E–MAX13035E include internal pullup current sources that set the bus state when the device is enabled. In shutdown mode, the state of I/O V_{CC} and I/O V_L is dependent on the selected part version (see *Ordering Information/ Selector Guide* for further information).

Open-Drain Signaling

The MAX13030E–MAX13035E are designed to pass open-drain as well as CMOS push-pull signals. When used with open-drain signaling, the rise time is dominated by the interaction of the internal pullup current source and the parasitic load capacitance. The MAX13030E–MAX13035E include internal rise time accelerators to speed up transitions, eliminating any need for external pullup resistors.

SD Card Detection

SD, MiniSD, MMC and similar types of cards provide detection of a card through a pullup resistor on one of the DAT lines, or by use of a mechanical switch. This pullup resistor is internal to the memory card itself. The MAX13030E-MAX13035E only support detection of a memory card through a mechanical switch, and it is recommended that the internal resistor for card detection be switched off by the command interface. For example, when using SD cards, the command SET_CLR_CARD_DETECT (ACMD42) disables this resistor.


UCSP Applications Information

For the latest application details on UCSP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profiles, as well as the latest information on reliability testing results, go to Maxim's web site at www.maxim-ic.com/ucsp to find the Application Note: UCSP – A Wafer-Level Chip-Scale Package.

Chip Information


Process: BiCMOS





_Functional Diagram


_Pin Configurations



MAX13030E-MAX13035E

Downloaded from Arrow.com.





Typical Operating Circuits (continued)

Ordering Information/Selector Guide (continued)

PART	PIN-PACKAGE	I/O VL_STATE DURING SHUTDOWN	I/O V _{CC} _STATE DURING SHUTDOWN	PKG CODE
MAX13031EEBE+*	16 UCSP	High impedance	16.5kΩ to V _{CC}	B16-1
MAX13031EETE+*	16 TQFN-EP**	High impedance	16.5k Ω to V _{CC}	T1644-4
MAX13032EEBE+	16 UCSP	High impedance	16.5kΩ to GND	B16-1
MAX13032EETE+	16 TQFN-EP**	High impedance	16.5kΩ to GND	T1644-4
MAX13033EEBE+*	16 UCSP	16.5k Ω to GND	High impedance	B16-1
MAX13033EETE+*	16 TQFN-EP**	16.5k Ω to GND	High impedance	T1644-4
MAX13034EEBE+*	16 UCSP	16.5k Ω to GND	16.5kΩ to GND	B16-1
MAX13034EETE+*	16 TQFN-EP**	16.5k Ω to GND	16.5k Ω to GND	T1644-4
MAX13035EEBE+	16 UCSP	75k Ω to VL	High impedance	B16-1
MAX13035EETE+	16 TQFN-EP**	75k Ω to VL	High impedance	T1644-4

Note: All devices are specified over the -40°C to +85°C operating


temperature range.

+Denotes a lead-free package.

**EP = Exposed paddle.

Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)





Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to <u>www.maxim-ic.com/packages</u>.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

18

© 2007 Maxim Integrated Products

MAXIM is a registered trademark of Maxim Integrated Products, Inc.