ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage	18\
Input Voltage at Any Pin	$-0.3V \le V_{ N } \le V^+ + 0.3V$
Operating Temperature Range	
LTC1043C	$-40^{\circ}\text{C} \le \text{T}_{A} \le 85^{\circ}\text{C}$
LTC1043M (OBSOLETE)	$-55^{\circ}\text{C} \leq \text{T}_{A} \leq 125^{\circ}\text{C}$
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 1	10 sec)300°C

PACKAGE/ORDER INFORMATION

TOP VIE	ORDER PART				
SH _B 1	18 S3B	NUMBER			
C _B ⁺ 2	17 V ⁻	LTC1043CN			
C _B ⁻ 3	16 C _{OSC} 15 S4B	LTC1043CSW			
S2B 5	14 S4A				
S1B 6	13 S3A				
S1A 7	12 C _A -				
S2A 8	11 C _A +				
NC 9	10 SH _A				
N PACKAGE 18-LEAD PDIP	SW PACKAGE 18-LEAD PLASTIC SO				
T _{JMAX} = 100°C, θ _{JA} = 100° T _{JMAX} = 150°C, θ _{JA} = 85°C					
D PACKAI 18-LEAD SIDE BRAZE	LTC1043MD				
OBSOLETE PACKAGE					
Consider the N18 Package as	LTC1043 • POI01				

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V^+ = 10V$, $V^- = 0V$, LTC1043M operates from $-55^{\circ}C \le T_A \le 125^{\circ}C$; LTC1043C operates from $-40^{\circ}C \le T_A \le 85^{\circ}C$, unless otherwise noted.

				LTC1043M			LTC1043C			
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
I _S	Power Supply Current	Pin 16 Connected High or Low	•		0.25	0.4 0.7		0.25	0.4 0.7	mA mA
		C _{OSC} (Pin 16 to V ⁻) = 100pF	•		0.4	0.65 1		0.4	0.65 1	mA mA
I _I	OFF Leakage Current	Any Switch, Test Circuit 1 (Note 2)	•		6 6	100 500		6 6	100	pA nA
R _{ON}	ON Resistance	Test Circuit 2, V_{IN} = 7V, 1 = ±0.5mA V ⁺ = 10V, V ⁻ = 0V	•		240	400 700		240	400 700	Ω Ω
R _{ON}	ON Resistance	Test Circuit 2, V _{IN} = 3.1V, 1 = ±0.5mA V ⁺ = 5V, V ⁻ = 0V	•		400	700 1		400	700 1	Ω kΩ
f _{OSC}	Internal Oscillator Frequency	C_{OSC} (Pin 16 to V ⁻) = 0pF C_{OSC} (Pin 16 to V ⁻) = 100pF Test Circuit 3	•	20 15	185 34	50 75	20 15	185 34	50 75	kHz kHz kHz
I _{OSC}	Pin Source or Sink Current	Pin 16 at V ⁺ or V ⁻	•		40	70 100		40	70 100	μ Α μ Α
	Break-Before-Make Time				25			25		ns
	Clock to Switching Delay	C _{OSC} Pin Externally Driven			75			75		ns
f _M	Max External CLK Frequency	C _{OSC} Pin Externally Driven with CMOS Levels			5			5		MHz
CMRR	Common Mode Rejection Ratio	V ⁺ = 5V, V ⁻ = -5V, -5V < V _{CM} < 5V DC to 400Hz			120			120		dB

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: OFF leakage current is guaranteed but not tested at 25° C.







TYPICAL PERFORMANCE CHARACTERISTICS (Test Circuits 2 through 4)


100

0










R_{ON} vs V_{IN}




R_{ON} (Peak) vs Power Supply Voltage


3

LTC1043 • TPC02


V_{IN} (V)




R_{ON} (Peak) vs Power Supply Voltage and Temperature




Oscillator Frequency, fosc vs Cosc



Oscillator Frequency, fosc vs Supply Voltage



Normalized Oscillator Frequency, fosc vs Supply Voltage





TYPICAL PERFORMANCE CHARACTERISTICS

LTC1043 • TPC10


(Test Circuits 2 through 4)

Oscillator Frequency, f_{OSC} vs Ambient Temperature, T_A 350 Cosc = OpF 325 300 275 250 225) 200 200 $V^{+} = 10V, V^{-} = 0V$ 175 150 125 $V^{+} = 15V, V^{-} = 0V$ 100 -50 0 25 50 75 AMBIENT TEMPERATURE (°C)





BLOCK DIAGRAM



THE CHARGE BALANCING CIRCUITRY SAMPLES THE VOLTAGE AT S3 WITH RESPECT TO S4 (PIN 16 HIGH) AND INJECTS A SMALL CHARGE AT THE C $^+$ PIN (PIN 16 LOW). THIS BOOSTS THE CMRR WHEN THE LTC1043 IS USED AS AN INSTRUMENTATION AMPLIFIER FRONT END. FOR MINIMUM CHARGE INJECTION IN OTHER TYPES OF APPLICATIONS, S3A AND S3B SHOULD BE GROUNDED


THE SWITCHES ARE TIMED AS SHOWN WITH PIN 16 HIGH

LTC1043 • BD01


TINEAD

TEST CIRCUITS


Test Circuit 1. Leakage Current Test




Test Circuit 3. Oscillator Frequency, fosc



Test Circuit 2. R_{ON} Test



Test Circuit 4. CMRR Test



NOTE: FOR OPTIMUM CMRR, THE C_{OSC} SHOULD BE LARGER THAN 0.0047µF, AND THE SAMPLING CAPACITOR ACROSS PINS 11 AND 12 SHOULD BE PLACED OVER A SHIELD TIED TO PIN 10

LTC1043 • TC04

APPLICATIONS INFORMATION

Common Mode Rejection Ratio (CMRR)

The LTC1043, when used as a differential to single-ended converter rejects common mode signals and preserves differential voltages (Figure 1). Unlike other techniques, the LTC1043's CMRR does not degrade with increasing common mode voltage frequency. During the sampling mode, the impedance of Pins 2, 3 (and 11, 12) should be reasonably balanced, otherwise, common mode signals will appear differentially. The value of the CMRR depends on the value of the sampling and holding capacitors (C_S , C_H) and on the sampling frequency. Since the common mode voltages are not sampled, the common mode signal frequency can well exceed the sampling frequency without experiencing aliasing phenomena. The CMRR of Figure 1 is measured by




Figure 1. Differential to Single-Ended Converter



APPLICATIONS INFORMATION

shorting Pins 7 and 13 and by observing, with a precision DVM, the change of the voltage across C_H with respect to an input CM voltage variation. During the sampling and holding mode, charges are being transferred and minute voltage transients will appear across the holding capacitor. Although the R_{ON} on the switches is low enough to allow fast settling, as the sampling frequency increases, the rate of charge transfer increases and the average voltage measured with a DVM across it will increase proportionally; this causes the CMRR of the sampled data system, as seen by a "continuous" instrument (DVM), to decrease (Figure 2).

Switch Charge Injection

Figure 3 shows one out of the eight switches of the LTC1043, configured as a basic sample-and-hold circuit. When the switch opens, a "hold step" is observed and its magnitude depends on the value of the input voltage. Figure 4 shows charge injected into the hold capacitor. For instance, a 2pCb of charge injected into a 0.01µF capacitor causes a 200µV hold step. As shown in Figure 4, there is a predictable and repeatable charge injection cancellation when the input voltage is close to half the supply voltage of the LTC1043. This is a unique feature of this product, containing charge-balanced switches fabricated with a self-aligning gate CMOS process. Any switch of the LTC1043, when powered with symmetrical dual supplies, will sample-and-hold small signals around ground without any significant error.




Figure 2. CMRR vs Sampling Frequency

Shielding the Sampling Capacitor for Very High CMRR

Internal or external parasitic capacitors from the C⁺ pin(s) to ground affect the CMRR of the LTC1043 (Figure 1). The common mode error due to the internal junction capacitances of the C⁺ Pin(s) 2 and 11 is cancelled through internal circuitry. The C⁺ pin, therefore, should be used as the top plate of the sampling capacitor. The interpin capacitance between pin 2 and dummy Pin 1 (11 and 10) appears in parallel with the sampling capacitor so it does not degrade the CMRR. A shield placed underneath the sampling capacitor and connected to either Pin 1 or 3 helps to boost the CMRR in excess of 120dB (Figure 5).

Excessive external parasitic capacitance between the C⁻ pins and ground indirectly degrades CMRR; this becomes visible especially when the LTC1043 is used with clock frequencies above 2kHz. Because of this, if a shield is used, the parasitic capacitance between the shield and circuit ground should be minimized.

It is recommended that the outer plate of the sampling capacitor be connected to the C^- pin(s).

Input Pins, SCR Sensitivity

An internal 60Ω resistor is connected in series with the input of the switches (Pins 5, 6, 7, 8, 13, 14, 15, 18) and it is included in the R_{ON} specification. When the input voltage exceeds the power supply by a diode drop, current will flow into the input pin(s). The LTC1043 will not latch until the input current reaches 2mA–3mA. The device will




Figure 3





APPLICATIONS INFORMATION

recover from the latch mode when the input drops 3V to 4V below the voltage value which caused the latch. For instance, if an external resistor of 200Ω is connected in series with an input pin, the input can be taken 1.3V above the supply without latching the IC. The same applies for the C^+ and C^- pins.

Cosc Pin (16), Figure 6

The Cosc pin can be used with an external capacitor, Cosc, connected from Pin 16 to Pin 17, to modify the internal oscillator frequency. If Pin 16 is floating, the internal 24pF capacitor, plus any external interpin capacitance, set the oscillator frequency around 190kHz with ±5V supply. The typical performance characteristics curves provide the necessary information to set the oscillator frequency for various power supply ranges. Pin 16 can also be driven

with an external clock to override the internal oscillator. Although standard 7400 series CMOS gates do not guarantee CMOS levels with the current source and sink requirements of Pin 16, they will in reality drive the Cosc pin. CMOS gates conforming to standard B series output drive have the appropriate voltage levels and more than enough output current to simultaneously drive several LTC1043 C_{OSC} pins. The typical trip levels of the Schmitt trigger (Figure 6) are given below.

SUPPLY	TRIP LEVELS
$V^{+} = 5V, V^{-} = 0V$	$V_H = 3.4VV_L = 1.35V$
$V^{+} = 10V, V^{-} = 0V$	$V_{H} = 6.5VV_{L} = 2.8V$
V ⁺ = 15V, V ⁻ = 0V	$V_H = 9.5VV_L = 4.1V$




Figure 4. Individual Switch Charge Injection vs Input Voltage




Figure 5. Printed Circuit Board Layout Showing Shielding the Sampling Capacitor





Figure 6. Internal Oscillator





Divide by 2 V_{IN} $V_{OUT} = V_{IN}/2$ V_{IN} V_{IN} V_{IN} V_{II} V_{I


 $V_{OUT} = V_{IN}/2 \pm 1$ ppm $0 \le V_{IN} \le V^{+}$ $3 \le V^{+} \le 18V$


LTC1043 • A01











Divide by 4

V_{IN}

7

1μF

1μF

1μF


1μF

 $0.01 \mu \text{F}$


LTC1043 • A07

 $0 \le V_{IN} \le V^+$ $V_{OUT} = V_{IN}/4 \pm 5ppm$

0.005% V/F Converter




0.01% Analog Multiplier







Single 5V Supply, Ultra Precision Instrumentation Amplifier



Voltage Controlled Current Source with Ground Referred Input and Output




Precision Instrumentation Amplifier




LINEAR TECHNOLOGY


Lock-In Amplifier (= Extremely Narrow-Band Amplifier)




50MHz Termal RMS/DC Converter



Quad Single 5V Supply, Low Hold Step, Sample-and-Hold




Single Supply Precision Linearized Platinum RTD Signal Conditioner




LINEAR TECHNOLOGY


0.005% F/V Converter




High Frequency Clock Tunable Bandpass Filter



Frequency-Controlled Gain Amplifier




Relative Humidity Sensor Signal Conditioner




LINEAR TECHNOLOGY

Linear Variable Differential Transformer (LVDT), Signal Conditioner




Precision Current Sensing in Supply Rails






PACKAGE DESCRIPTION



N Package 18-Lead PDIP (Narrow .300 Inch)

(Reference LTC DWG # 05-08-1510)



DIMENSIONS ARE INCHES
 MILLIMETERS
 *THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
 MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

SW Package 18-Lead Plastic Small Outline (Wide .300 Inch)

(Reference LTC DWG # 05-08-1620)

