

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage	18V
Input Voltage at Any Pin	$-0.3V \leq V_{IN} \leq V^+ + 0.3V$
Operating Temperature Range	
LTC1043C	$-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$
LTC1043M (OBSOLETE)	$-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION

<p>TOP VIEW</p> <p>N PACKAGE 18-LEAD PDIP</p> <p>SW PACKAGE 18-LEAD PLASTIC SO</p> <p>T_{JMAX} = 100°C, θ_{JA} = 100°C/W PACKAGE (N) T_{JMAX} = 150°C, θ_{JA} = 85°C/W PACKAGE (SW)</p> <p>D PACKAGE 18-LEAD SIDE BRAZED (HERMETIC)</p> <p>OBSOLETE PACKAGE Consider the N18 Package as an Alternate Source</p>	ORDER PART NUMBER
	LTC1043CN LTC1043CSW
	LTC1043MD

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V^+ = 10\text{V}$, $V^- = 0\text{V}$, LTC1043M operates from $-55^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$; LTC1043C operates from $-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	LTC1043M			LTC1043C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
I _S	Power Supply Current	Pin 16 Connected High or Low	●	0.25	0.4	0.25	0.4		mA
					0.7		0.7		mA
I _I	OFF Leakage Current	C _{OSC} (Pin 16 to V ⁻) = 100pF	●	0.4	0.65	0.4	0.65		mA
					1		1		mA
R _{ON}	ON Resistance	Test Circuit 2, V _{IN} = 7V, I = ±0.5mA V ⁺ = 10V, V ⁻ = 0V	●	240	400	240	400		Ω
					700		700		Ω
R _{ON}	ON Resistance	Test Circuit 2, V _{IN} = 3.1V, I = ±0.5mA V ⁺ = 5V, V ⁻ = 0V	●	400	700	400	700		Ω
					1		1		kΩ
f _{OSC}	Internal Oscillator Frequency	C _{OSC} (Pin 16 to V ⁻) = 0pF		185		185			kHz
		C _{OSC} (Pin 16 to V ⁻) = 100pF		20	34	20	34	50	kHz
		Test Circuit 3	●	15	75	15	75		kHz
I _{OSC}	Pin Source or Sink Current	Pin 16 at V ⁺ or V ⁻	●	40	70	40	70		μA
					100		100		μA
	Break-Before-Make Time			25		25			ns
	Clock to Switching Delay	C _{OSC} Pin Externally Driven		75		75			ns
f _M	Max External CLK Frequency	C _{OSC} Pin Externally Driven with CMOS Levels		5		5			MHz
CMRR	Common Mode Rejection Ratio	V ⁺ = 5V, V ⁻ = -5V, -5V < V _{CM} < 5V DC to 400Hz		120		120			dB


Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: OFF leakage current is guaranteed but not tested at 25°C.

1043fa


TYPICAL PERFORMANCE CHARACTERISTICS (Test Circuits 2 through 4)

Power Supply Current vs Power Supply Voltage




LTC1043 • TPC01

R_{ON} vs V_{IN}




LTC1043 • TPC02

R_{ON} vs V_{IN}




LTC1043 • TPC03

R_{ON} vs V_{IN}




LTC1043 • TPC04

R_{ON} (Peak) vs Power Supply Voltage




LTC1043 • TPC05

R_{ON} (Peak) vs Power Supply Voltage and Temperature




LTC1043 • TPC06

Oscillator Frequency, f_{OSC} vs C_{OSC}




LTC1043 • TPC07

Oscillator Frequency, f_{OSC} vs Supply Voltage



LTC1043 • TPC08


Normalized Oscillator Frequency, f_{OSC} vs Supply Voltage




LTC1043 • TPC09

TYPICAL PERFORMANCE CHARACTERISTICS (Test Circuits 2 through 4)


Oscillator Frequency, f_{osc}
vs Ambient Temperature, T_A




C_{osc} Pin I_{SINK} , I_{SOURCE}
vs Supply Voltage



Break-Before-Make Time, t_{NOV} ,
vs Supply Voltage



BLOCK DIAGRAM




THE SWITCHES ARE TIMED AS SHOWN WITH PIN 16 HIGH

THE CHARGE BALANCING CIRCUITRY SAMPLES THE VOLTAGE AT S3 WITH RESPECT TO S4 (PIN 16 HIGH) AND INJECTS A SMALL CHARGE AT THE C^+ PIN (PIN 16 LOW). THIS BOOSTS THE CMRR WHEN THE LTC1043 IS USED AS AN INSTRUMENTATION AMPLIFIER FRONT END. FOR MINIMUM CHARGE INJECTION IN OTHER TYPES OF APPLICATIONS, S3A AND S3B SHOULD BE GROUND


LTC1043 • BD01

TEST CIRCUITS


Test Circuit 1. Leakage Current Test




Test Circuit 2. R_{ON} Test



Test Circuit 3. Oscillator Frequency, f_{OSC}



Test Circuit 4. CMRR Test



APPLICATIONS INFORMATION

Common Mode Rejection Ratio (CMRR)

The LTC1043, when used as a differential to single-ended converter rejects common mode signals and preserves differential voltages (Figure 1). Unlike other techniques, the LTC1043's CMRR does not degrade with increasing common mode voltage frequency. During the sampling mode, the impedance of Pins 2, 3 (and 11, 12) should be reasonably balanced, otherwise, common mode signals will appear differentially. The value of the CMRR depends on the value of the sampling and holding capacitors (C_S , C_H) and on the sampling frequency. Since the common mode voltages are not sampled, the common mode signal frequency can well exceed the sampling frequency without experiencing aliasing phenomena. The CMRR of Figure 1 is measured by




Figure 1. Differential to Single-Ended Converter

1043fa

APPLICATIONS INFORMATION

shorting Pins 7 and 13 and by observing, with a precision DVM, the change of the voltage across C_H with respect to an input CM voltage variation. During the sampling and holding mode, charges are being transferred and minute voltage transients will appear across the holding capacitor. Although the R_{ON} on the switches is low enough to allow fast settling, as the sampling frequency increases, the rate of charge transfer increases and the average voltage measured with a DVM across it will increase proportionally; this causes the CMRR of the sampled data system, as seen by a “continuous” instrument (DVM), to decrease (Figure 2).

Switch Charge Injection

Figure 3 shows one out of the eight switches of the LTC1043, configured as a basic sample-and-hold circuit. When the switch opens, a “hold step” is observed and its magnitude depends on the value of the input voltage. Figure 4 shows charge injected into the hold capacitor. For instance, a 2pC of charge injected into a 0.01 μ F capacitor causes a 200 μ V hold step. As shown in Figure 4, there is a predictable and repeatable charge injection cancellation when the input voltage is close to half the supply voltage of the LTC1043. This is a unique feature of this product, containing charge-balanced switches fabricated with a self-aligning gate CMOS process. Any switch of the LTC1043, when powered with symmetrical dual supplies, will sample-and-hold small signals around ground without any significant error.




Figure 2. CMRR vs Sampling Frequency

Shielding the Sampling Capacitor for Very High CMRR

Internal or external parasitic capacitors from the C^+ pin(s) to ground affect the CMRR of the LTC1043 (Figure 1). The common mode error due to the internal junction capacitances of the C^+ Pin(s) 2 and 11 is cancelled through internal circuitry. The C^+ pin, therefore, should be used as the top plate of the sampling capacitor. The interpin capacitance between pin 2 and dummy Pin 1 (11 and 10) appears in parallel with the sampling capacitor so it does not degrade the CMRR. A shield placed underneath the sampling capacitor and connected to either Pin 1 or 3 helps to boost the CMRR in excess of 120dB (Figure 5).

Excessive external parasitic capacitance between the C^- pins and ground indirectly degrades CMRR; this becomes visible especially when the LTC1043 is used with clock frequencies above 2kHz. Because of this, if a shield is used, the parasitic capacitance between the shield and circuit ground should be minimized.

It is recommended that the outer plate of the sampling capacitor be connected to the C^- pin(s).

Input Pins, SCR Sensitivity

An internal 60 Ω resistor is connected in series with the input of the switches (Pins 5, 6, 7, 8, 13, 14, 15, 18) and it is included in the R_{ON} specification. When the input voltage exceeds the power supply by a diode drop, current will flow into the input pin(s). The LTC1043 will not latch until the input current reaches 2mA–3mA. The device will




Figure 3

APPLICATIONS INFORMATION

recover from the latch mode when the input drops 3V to 4V below the voltage value which caused the latch. For instance, if an external resistor of 200Ω is connected in series with an input pin, the input can be taken 1.3V above the supply without latching the IC. The same applies for the C^+ and C^- pins.

C_{OSC} Pin (16), Figure 6

The C_{OSC} pin can be used with an external capacitor, C_{OSC} , connected from Pin 16 to Pin 17, to modify the internal oscillator frequency. If Pin 16 is floating, the internal 24pF capacitor, plus any external interpin capacitance, set the oscillator frequency around 190kHz with $\pm 5V$ supply. The typical performance characteristics curves provide the necessary information to set the oscillator frequency for various power supply ranges. Pin 16 can also be driven

with an external clock to override the internal oscillator. Although standard 7400 series CMOS gates do not guarantee CMOS levels with the current source and sink requirements of Pin 16, they will in reality drive the C_{OSC} pin. CMOS gates conforming to standard B series output drive have the appropriate voltage levels and more than enough output current to simultaneously drive several LTC1043 C_{OSC} pins. The typical trip levels of the Schmitt trigger (Figure 6) are given below.

SUPPLY	TRIP LEVELS
$V^+ = 5V, V^- = 0V$	$V_H = 3.4V, V_L = 1.35V$
$V^+ = 10V, V^- = 0V$	$V_H = 6.5V, V_L = 2.8V$
$V^+ = 15V, V^- = 0V$	$V_H = 9.5V, V_L = 4.1V$




Figure 4. Individual Switch Charge Injection vs Input Voltage




Figure 5. Printed Circuit Board Layout Showing Shielding the Sampling Capacitor






Figure 6. Internal Oscillator

TYPICAL APPLICATIONS


Divide by 2




Multiply by 2




Ultra Precision Voltage Inverter




Precision Multiply by 3



Precision Multiply by 4




Divide by 3




TYPICAL APPLICATIONS


Divide by 4





0.005% V/F Converter




0.01% Analog Multiplier



TYPICAL APPLICATIONS


Single 5V Supply, Ultra Precision
Instrumentation AmplifierVoltage Controlled Current Source with
Ground Referred Input and Output

Precision Instrumentation Amplifier




TYPICAL APPLICATIONS

Lock-In Amplifier (= Extremely Narrow-Band Amplifier)




50MHz Termal RMS/DC Converter




TYPICAL APPLICATIONS

Quad Single 5V Supply, Low Hold Step, Sample-and-Hold



LTC1043 • A16


Single Supply Precision Linearized Platinum RTD Signal Conditioner




LTC1043 • A17

TYPICAL APPLICATIONS

0.005% F/V Converter



High Frequency Clock Tunable Bandpass Filter



The circuit diagram shows a differential amplifier system. It consists of two LTC1043 comparators (labeled 1/2 LTC1043A and 1/2 LTC1043B) and an LT1056 differential amplifier. The comparators are configured with their non-inverting inputs (pins 7A and 7B) to ground and their inverting inputs (pins 13A and 13B) to the differential input. The comparators' outputs (pins 14A and 14B) are connected to the inputs of the LT1056 differential amplifier. The LT1056 is powered by a 5V supply (pin 7) and a -5V supply (pin 4), with its non-inverting input (pin 3) to ground. A 0.01μF capacitor is connected between the output (pin 6) and the -5V supply. The output of the LT1056 is labeled VOUT. A gain control input is connected to pins 16A and 16B, with a note indicating that the frequency range from 0kHz to 10kHz corresponds to a gain range from 0 to 1000. The differential input is connected to pins 13A and 13B, with a note indicating that the input frequency f_IN multiplied by 0.01μF should be negative to show gain.

0kHz TO 10kHz = GAIN 0 TO 1000

$f_{IN} \cdot 0.01\mu F$ GAIN IS NEGATIVE AS SHOWN

LTC1043 • A20


* = 1% FILM RESISTOR

SENSOR = PANAMETRICS # RWS
 ≈ 500pF AT RH = 76%
 1.7 pF/%RH


LTC1043 • A21

TYPICAL APPLICATIONS


Linear Variable Differential Transformer (LVDT), Signal Conditioner



Precision Current Sensing in Supply Rails




PACKAGE DESCRIPTION



OBSOLETE PACKAGE


N Package
18-Lead PDIP (Narrow .300 Inch)
 (Reference LTC DWG # 05-08-1510)



NOTE:
1. DIMENSIONS ARE $\frac{\text{INCHES}}{\text{MILLIMETERS}}$

*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

SW Package
18-Lead Plastic Small Outline (Wide .300 Inch)
 (Reference LTC DWG # 05-08-1620)



NOTE:

1. DIMENSIONS IN $\frac{\text{INCHES}}{(\text{MILLIMETERS})}$
2. DRAWING NOT TO SCALE
3. PIN 1 IDENT. NOTCH ON TOP AND CAVITIES ON THE BOTTOM OF PACKAGES ARE THE MANUFACTURING OPTIONS.
THE PART MAY BE SUPPLIED WITH OR WITHOUT ANY OF THE OPTIONS
4. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)