
# **Block Diagram**




Example of wiring diagram [Hall] in LC898121XA (WLP40)

### **Package Dimensions**

unit : mm

## WLCSP40, 2.44x3.94

CASE 567JB ISSUE O



# Pin Assignment WLP40

VGA&DAC 3V

**Bottom View** 

	E	D	С	В	А
8	OPINPX	OPINMY	ADVDD	ADVSS	нхі
7	OPINMX	OPINPY	ADVRH	ADVRL	HYI
6	HLXBO HLYBO		DAOPVDD	DAOPVSS	I2CCK
5	DGSCLK DGMOSI		GAD	MISO	I2CDT
4	DGMISO	DGSSB	MON	SSB	DVDD18
3	DVSS CLKSEL		TSTCLK	TEST	DVDD30
2	VM	BUSY2	BUSY1	ZRESET	VM
1	OUT4	OUT3	PGND	OUT2	OUT1
	Driver AD 3V			Digital GND Digital 3V V	

Logic Core 1.8V VDD (Output)

### <typ> I : INPUT, O : OUTPUT, B : BIDIRECTION, P : Power

Ball No	Pin Name	type	Description	
A1	OUT1	0	Driver Output	
A2	VM	Р	Driver VDD (2.6V to 5.5V)	
A3	DVDD30	Р	Logic 3V VDD (2.6V to 3.6V)	
A4	DVDD18	Р	LDO Power supply out (Logic Core VDD (typ 1.8 V))	
A5	I2CDT	В	I2C_IF data (B) / SPI IF data (I)	
A6	I2CCK	-	I2C_IF clock / SPI IF clock	
A7	HYI	I	Hall-Y AD input	
A8	HXI	Ι	Hall-X AD input	
B1	OUT2	0	Driver output	
B2	ZRESET	Ι	HardWafer Reset	
B3	TEST	Ι	SPI & External clock case sets [ 1 ]. other cases set [ 0 ]	
B4	SSB	В	SPI I/F Chip Select (1) / General-purpose IOPORT(B) / inner signal monitor(O)	
B5	MISO	В	SPI I/F data(O) / inner signal monitor / General-purpose IOPORT	
B6	DAOPVSS	Р	DA&OpAmp VSS	
B7	ADVRL	-	ADC ReferenceVoltage Low input	
B8	ADVSS	Ι	AD GND	
C1	PGND	Р	Driver GND	
C2	BUSY1	В	BUSY1(O) / General-purpose IOPORT(B) / inner signal monitor(O)	
C3	TSTCLK	I	CLKSEL=1 : External Clock, CLKSEL=0 : change pin of I <sup>2</sup> C(0) and SPI(1)	
C4	MON	В	inner signal monitor / general-purpose IOPORT	
C5	GAD	-	General AD input	
C6	DAOPVDD	Р	DA&OpAmp VDD (2.6V to 3.6V)	
C7	ADVRH	I	ADC ReferenceVoltage High input	
C8	ADVDD	Р	AD VDD (2.6V to 3.6V)	
D1	OUT3	0	Driver output	
D2	BUSY2	В	BUSY2 (O) / General-purpose IOPORT(B) / inner signal monitor(O)	
D3	CLKSEL	1	change pin of OSC(0) and External clock(1)	
D.	DGSSB	В	Digital Gyro SPI IF Chip Select(O) / inner signal monitor(O) /	
D4			General-purpose IOPORT(B)	
D5	DGMOSI	В	Digital Gyro (4-wire) IF data(O) / General-purpose IOPORT(B)	
D6	HLYBO	0	Hall-Y Bias (Current drive)	
D7	OPINPY		Hall-Y OpAmp input+	
D8	OPINMY	I	Hall-Y OpAmp input-	
E1	OUT4	0	Driver output	
E2	VM	Р	Driver VDD (2.6V to 5.5V)	
E3	DVSS	Р	Logic GND	
E4	DGMISO	В	Digital Gyro SPI IF data( I ) / Digital Gyro I <sup>2</sup> C IF data(B)	
E 5	DGSCLK	В	Digtal Gyro SPI IF clock (O) /Digital Gyro I <sup>2</sup> C IF clock(O) /	
E5			General purpose IOPORT (B)	
E6	HLXBO	0	Hall-Y Bias (Current drive)	
E7	OPINMX	Ι	Hall-X OpAmp input-	
E8	OPINPX	Ι	Hall-X OpAmp input+	

#### **ORDERING INFORMATION**

Device	Package	Shipping (Qty / Packing)
LC898121XA-MH	WLCP40, 2.44x3.94 (Pb-Free / Halogen Free)	4000 / Tape & Reel

† For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub\_link/Collateral/BRD8011-D.PDF

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright l