

Figure 1. 8/20 us pulse waveform according to IEC 61000-4-5



Figure 2. ESD pulse waveform according to IEC 61000-4-2



Figure 3. Power Dissipation versus Pulse Time



Figure 4. Peak pulse power versus TJ



Figure 5. Typical Junction Capacitance



Figure 6. Reverse Leakage Current versus TJ



Figure 7. ESD Test Configuration



Figure 8. Clamped +8 kV ESD voltage waveform



Figure 9. Clamped -8 kV ESD voltage waveform



Figure 10. Insertion Loss (Each Line)

Marking & Orientation



Packaging Information

DEVICE	Q'TY/REEL (PCS)	REEL DIA. (INCH)	Q'TY/BOX (PCS)	Q'TY/CARTON (PCS)
L15ESDL5V0N6-2	3000	7	45000	90K/180K

SLP1610P4 Soldering Pad Layout



Dim.	Millimeters
C	(0.87)
G	0.19
P	0.50
P1	1.00
X	0.20
X1	0.40
Y	0.68
Y1	1.55
Z	1.55

Important Notice and Disclaimer

LSC reserves the right to make changes to this document and its products and specifications at any time without notice. Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.

LSC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does LSC assume any liability for application assistance or customer product design. LSC does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.

No license is granted by implication or otherwise under any intellectual property rights of LSC.

LSC products are not authorized for use as critical components in life support devices or systems without express written approval of LSC.