

# IRLR/U3717

International  
Rectifier


Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)


	Parameter	Min.	Typ.	Max.	Units	Conditions
$\text{BV}_{\text{DSS}}$	Drain-to-Source Breakdown Voltage	20	—	—	V	$V_{\text{GS}} = 0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	12	—	$\text{mV}/^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1\text{mA}$
$R_{\text{DS}(\text{on})}$	Static Drain-to-Source On-Resistance	—	3.4	4.0	$\text{m}\Omega$	$V_{\text{GS}} = 10\text{V}$ , $I_D = 15\text{A}$ ③
		—	4.6	5.5		$V_{\text{GS}} = 4.5\text{V}$ , $I_D = 12\text{A}$ ③
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	1.55	2.0	2.45	V	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250\mu\text{A}$
$\Delta V_{\text{GS}(\text{th})}/\Delta T_J$	Gate Threshold Voltage Coefficient	—	-6.4	—	$\text{mV}/^\circ\text{C}$	
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	—	1.0	$\mu\text{A}$	$V_{\text{DS}} = 16\text{V}$ , $V_{\text{GS}} = 0\text{V}$
		—	—	150		$V_{\text{DS}} = 16\text{V}$ , $V_{\text{GS}} = 0\text{V}$ , $T_J = 125^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -20\text{V}$
$g_{\text{fs}}$	Forward Transconductance	49	—	—	S	$V_{\text{DS}} = 10\text{V}$ , $I_D = 12\text{A}$
$Q_g$	Total Gate Charge	—	21	31	nC	$V_{\text{DS}} = 10\text{V}$ $V_{\text{GS}} = 4.5\text{V}$ $I_D = 12\text{A}$ See Fig. 16
$Q_{\text{gs}1}$	Pre-Vth Gate-to-Source Charge	—	6.4	—		
$Q_{\text{gs}2}$	Post-Vth Gate-to-Source Charge	—	1.9	—		
$Q_{\text{gd}}$	Gate-to-Drain Charge	—	7.2	—		
$Q_{\text{godr}}$	Gate Charge Overdrive	—	5.5	—		
$Q_{\text{sw}}$	Switch Charge ( $Q_{\text{gs}2} + Q_{\text{gd}}$ )	—	9.1	—		
$Q_{\text{oss}}$	Output Charge	—	13	—	nC	$V_{\text{DS}} = 10\text{V}$ , $V_{\text{GS}} = 0\text{V}$
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	14	—	ns	$V_{\text{DD}} = 10\text{V}$ , $V_{\text{GS}} = 4.5\text{V}$ ③ $I_D = 12\text{A}$ Clamped Inductive Load
$t_r$	Rise Time	—	14	—		
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	5.8	—		
$t_f$	Fall Time	—	16	—		
$C_{\text{iss}}$	Input Capacitance	—	2830	—	pF	$V_{\text{GS}} = 0\text{V}$ $V_{\text{DS}} = 10\text{V}$ $f = 1.0\text{MHz}$
$C_{\text{oss}}$	Output Capacitance	—	920	—		
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	420	—		

## Avalanche Characteristics


	Parameter	Typ.	Max.	Units
$E_{\text{AS}}$	Single Pulse Avalanche Energy ②	—	460	mJ
$I_{\text{AR}}$	Avalanche Current ①	—	12	A
$E_{\text{AR}}$	Repetitive Avalanche Energy ①	—	8.9	mJ

## Diode Characteristics


	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	120④	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①	—	—	460		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.0	V	$T_J = 25^\circ\text{C}$ , $I_S = 12\text{A}$ , $V_{\text{GS}} = 0\text{V}$ ③
$t_{\text{rr}}$	Reverse Recovery Time	—	22	33	ns	$T_J = 25^\circ\text{C}$ , $I_F = 12\text{A}$ , $V_{\text{DD}} = 10\text{V}$ $dI/dt = 100\text{A}/\mu\text{s}$ ③
$Q_{\text{rr}}$	Reverse Recovery Charge	—	13	19	nC	
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
vs. Temperature

# IRLR/U3717


International  
**IR** Rectifier




**Fig 5.** Typical Capacitance vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current vs.  
Case Temperature




**Fig 10.** Threshold Voltage vs. Temperature




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12.** Typical On-Resistance Vs. Gate Voltage




**Fig 13a.** Maximum Avalanche Energy  
vs. Drain Current




**Fig 13b.** Unclamped Inductive Test Circuit



**Fig 13c.** Unclamped Inductive Waveforms





**Fig 14a.** Switching Time Test Circuit




**Fig 14b.** Switching Time Waveforms


[www.irf.com](http://www.irf.com)



**Fig 15.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs



**Fig 16a.** Gate Charge Test Circuit  
[www.irf.com](http://www.irf.com)



**Fig 16b.** Gate Charge Waveform

**Power MOSFET Selection for Non-Isolated DC/DC Converters****Control FET**

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the  $R_{ds(on)}$  of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$\begin{aligned} P_{loss} &= \left( I_{rms}^2 \times R_{ds(on)} \right) \\ &+ \left( I \times \frac{Q_{gd}}{i_g} \times V_{in} \times f \right) + \left( I \times \frac{Q_{gs2}}{i_g} \times V_{in} \times f \right) \\ &+ \left( Q_g \times V_g \times f \right) \\ &+ \left( \frac{Q_{oss}}{2} \times V_{in} \times f \right) \end{aligned}$$

This simplified loss equation includes the terms  $Q_{gs2}$  and  $Q_{oss}$  which are new to Power MOSFET data sheets.

$Q_{gs2}$  is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements,  $Q_{gs1}$  and  $Q_{gs2}$ , can be seen from Fig 16.

$Q_{gs2}$  indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to  $I_{dmax}$  at which time the drain voltage begins to change. Minimizing  $Q_{gs2}$  is a critical factor in reducing switching losses in Q1.

$Q_{oss}$  is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how  $Q_{oss}$  is formed by the parallel combination of the voltage dependant (non-linear) capacitance's  $C_{ds}$  and  $C_{dg}$  when multiplied by the power supply input buss voltage.

**Synchronous FET**

The power loss equation for Q2 is approximated by;

$$\begin{aligned} P_{loss} &= P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} &= \left( I_{rms}^2 \times R_{ds(on)} \right) \\ &+ \left( Q_g \times V_g \times f \right) \\ &+ \left( \frac{Q_{oss}}{2} \times V_{in} \times f \right) + \left( Q_{rr} \times V_{in} \times f \right) \end{aligned}$$

\*dissipated primarily in Q1.

For the synchronous MOSFET Q2,  $R_{ds(on)}$  is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge  $Q_{oss}$  and reverse recovery charge  $Q_{rr}$  both generate losses that are transferred to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to  $Cdv/dt$  turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and  $V_{in}$ . As Q1 turns on and off there is a rate of change of drain voltage  $dV/dt$  which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current. The ratio of  $Q_{gd}/Q_{gs1}$  must be minimized to reduce the potential for  $Cdv/dt$  turn on.





Figure A:  $Q_{oss}$  Characteristic

International  
**IR** Rectifier

**IRLR/U3717**

## D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1.0 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- 2.0 DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.0 LEAD DIMENSION UNCONTROLLED IN LS.
- 4.0 DIMENSION D1 AND E1 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.0 SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 [.127] AND .010 [.2540] FROM THE LEAD TIP.
- 6.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 7.0 OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	2.18	2.39	.086	.094	
A1		0.13		.005	
b	0.64	0.89	.025	.035	5
b1	0.64	0.79	.025	.031	5
b2	0.76	1.14	.030	.045	
b3	4.95	5.46	.195	.215	
c	0.46	0.61	.018	.024	5
c1	0.41	0.56	.016	.022	5
c2	0.46	0.89	.018	.035	5
D	5.97	6.22	.235	.245	6
D1	5.21	—	.205	—	4
E	6.35	6.73	.250	.265	6
E1	4.32	—	.170	—	4
e		2.29		.090 BSC	
H	8.40	10.41	.370	.410	
L	1.40	1.78	.055	.070	
L1		2.74 REF.		.108 REF.	
L2		0.051 BSC		.020 BSC	
L3	0.89	1.27	.035	.050	
L4		1.02		.040	
L5	1.14	1.62	.045	.060	
•	0"	10"	0"	10"	
•1	0"	15"	0"	15"	

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN


IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- Emitter
- 4.- COLLECTOR


## D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120  
WITH ASSEMBLY  
LOT CODE 1234  
ASSEMBLED ON WW 16, 1999  
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position  
indicates "Lead-Free"



OR





# IRL/U3717

International  
**IR** Rectifier

## I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



### NOTES:

- 1 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- 2 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 4 THERMAL PAD CONTOUR OPTION WITHIN DIMENSION b4, L2, E1 & D1.
- 5 LEAD DIMENSION UNCONTROLLED IN L3.
- 6 DIMENSION b1, b3 APPLY TO BASE METAL ONLY.
- 7 OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA.
- 8 CONTROLLING DIMENSION : INCHES.

### LEAD ASSIGNMENTS


#### HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN


SYMBOL	DIMENSIONS		NOTES	
	MILLIMETERS			
	MIN.	MAX.		
A	2.18	2.39		
A1	0.89	1.14	0.035	
b	0.64	0.89	0.025	
b1	0.64	0.79	0.025	
b2	0.76	1.14	0.030	
b3	0.76	1.04	0.030	
b4	5.00	5.46	0.195	
c	0.46	0.61	0.018	
c1	0.41	0.56	0.016	
c2	.046	0.86	0.018	
D	5.97	6.22	0.235	
D1	5.21	-	0.205	
E	6.35	6.73	0.250	
E1	4.32	-	0.170	
e	2.29		0.090 BSC	
L	8.89	9.60	0.350	
L1	1.91	2.29	0.075	
L2	0.89	1.27	0.035	
L3	1.14	1.52	0.045	
ø1	0"	15'	0" 15'	

## I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120  
WITH ASSEMBLY  
LOT CODE 5678  
ASSEMBLED ON WW 19, 1999  
IN THE ASSEMBLY LINE "A"  
Note: "P" in assembly line  
position indicates "Lead-Free"



OR




International  
**IR** Rectifier

**IRL/U3717**


## D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.

**Notes:**

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 6.4\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 12\text{A}$ .
- ③ Pulse width  $\leq 400\mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- ④ Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 30A.
- ⑤ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- ⑥  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Industrial market.  
Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 01/05

[www.irf.com](http://www.irf.com)

11

Note: For the most current drawings please refer to the IR website at:  
<http://www.irf.com/package/>