## Static @ $T_J = 25^{\circ}C$ (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	200			V	$V_{GS} = 0V, I_D = 250 \mu A$
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.25		V/°C	Reference to $25^{\circ}$ C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance			0.082	Ω	$V_{GS} = 10V, I_D = 18A$ ④
V <sub>GS(th)</sub>	Gate Threshold Voltage	3.0		5.5	V	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$
I <sub>DSS</sub>	Drain-to-Source Leakage Current			25	μA	$V_{DS} = 200V, V_{GS} = 0V$
				250		$V_{DS} = 160V, V_{GS} = 0V, T_J = 150^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nA	$V_{GS} = 30V$
	Gate-to-Source Reverse Leakage			-100		$V_{GS} = -30V$

# $\frac{Dynamic @ T_J = 25^{\circ}C (unless otherwise specified)}{Dynamic @ T_J = 25^{\circ}C (unless otherwise specified)}$

	Parameter	Min.	Тур.	Max.	Units	Conditions
<b>g</b> fs	Forward Transconductance	17			S	V <sub>DS</sub> = 50V, I <sub>D</sub> = 18A
Qg	Total Gate Charge		70	107		I <sub>D</sub> = 18A
Q <sub>gs</sub>	Gate-to-Source Charge		18	23	nC	V <sub>DS</sub> = 160V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge		33	65		$V_{GS} = 10V$ (4)
t <sub>d(on)</sub>	Turn-On Delay Time		16			V <sub>DD</sub> = 100V
tr	Rise Time		38		ns	I <sub>D</sub> = 18A
t <sub>d(off)</sub>	Turn-Off Delay Time		26			$R_G = 2.5\Omega$
t <sub>f</sub>	Fall Time		10			$R_D = 5.4\Omega$ , ④
C <sub>iss</sub>	Input Capacitance		2370			V <sub>GS</sub> = 0V
Coss	Output Capacitance		390			$V_{DS} = 25V$
C <sub>rss</sub>	Reverse Transfer Capacitance		78		pF	f = 1.0MHz
C <sub>oss</sub>	Output Capacitance		2860			$V_{GS} = 0V, V_{DS} = 1.0V, f = 1.0MHz$
C <sub>oss</sub>	Output Capacitance		150			$V_{GS} = 0V, V_{DS} = 160V, f = 1.0MHz$
Coss eff.	Effective Output Capacitance		170			$V_{GS} = 0V, V_{DS} = 0V$ to 160V <sup>(5)</sup>

### Avalanche Characteristics

	Parameter	Тур.	Max.	Units		
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>®</sup>		420	mJ		
I <sub>AR</sub>	Avalanche Current <sup>①</sup>		18	Α		
E <sub>AR</sub>	Repetitive Avalanche Energy <sup>①</sup>		20	mJ		
They may Desistence						

### Thermal Resistance

	Parameter	Тур.	Max.	Units
R <sub>0JC</sub>	Junction-to-Case		0.75	
R <sub>ecs</sub>	Case-to-Sink, Flat, Greased Surface ©	0.50		°C/W
R <sub>0JA</sub>	Junction-to-Ambient©		62	
R <sub>0JA</sub>	Junction-to-Ambient⑦		40	1

### **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions	
I <sub>S</sub>	Continuous Source Current			31		MOSFET symbol	
	(Body Diode)	3		51	Α	showing the	
I <sub>SM</sub>	Pulsed Source Current		10		124	integral reverse	
	(Body Diode) ①	Body Diode) ①	124	p-n junction diode.			
V <sub>SD</sub>	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 18A, V_{GS} = 0V$ (4)	
t <sub>rr</sub>	Reverse Recovery Time		200	300	ns	$T_{\rm J} = 25^{\circ}C, I_{\rm F} = 18A$	
Q <sub>rr</sub>	Reverse RecoveryCharge		1.7	2.6	μC	di/dt = 100A/µs ④	
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S+L_D$ )					

2

www.irf.com

International

**TOR** Rectifier






Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics






Fig 4. Normalized On-Resistance Vs. Temperature



International

100












Fig 8. Maximum Safe Operating Area










Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms






Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

International








Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform





Fig 13b. Gate Charge Test Circuit



Peak Diode Recovery dv/dt Test Circuit


\* V<sub>GS</sub> = 5V for Logic Level Devices

### Fig 14. For N-Channel HEXFET® Power MOSFETs


# International

## TO-220AB Package Outline

Dimensions are shown in millimeters (inches)



## **TO-220AB Part Marking Information**




# International


# IRFB/S/SL31N20DPbF

#### D<sup>2</sup>Pak Package Outline Dimensions are shown in millimeters (inches) DIMENSIONS NOT YMBO. MILLIMETERS INCHES C É MIN. MAX MIN. MAX A A1 4.06 4.83 .160 ,190 ` [L4]-0.127 .005 DETAIL "A" ROTATED 90" SCALE 8:1 ь 0.51 0.99 .020 .039 ь1 ь2 0.51 0.89 .020 .035 4 1,14 1.40 .045 .055 łΔ с с1 0.43 0.38 0.63 0.74 .017 .025 .029 4 .045 1.14 1 40 055 c2 D D1 E E1 8.51 .380 3 9.65 SCALE: NONE 5.33 9.65 .210 10.67 .380 3 .420 6.22 2.54 14.61 .245 .100 e L BSC ĥĥ 15.88 .575 .625 L1 L2 1.78 2.79 .070 .110 ŧП 1.65 .065 E L3 L4 1.27 1.78 .050 .070 SECTION A-A 0.25 BSC .010 BSC FOOT PRINT m m1 700 .350 8.89 ▶-8 n O 11.43 450 $\triangle$ 2.08 .082 Р Ө 3.81 .150 90, 93. 90. 93. DETAIL $\bigcirc$ A LEAD ASSIGNMENTS ψĨ HEXFET IGBTs. CoPACK DIODES 1.- GATE 2.- COLLECTOR 3 - EMITTER 1.- GATE 2.- DRAIN 3.- SOURCE 1.- ANODE \* 2.- CATHODE 3 - ANODE Ŀ -2× b2 2× c // ±0.004@B -2×ь Ф.010®АФВ · PART DEPENDENT 2× 💽 NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14,5M-1994 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY. A. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY. 5. CONTROLLING DIMENSION: INCH. D<sup>2</sup>Pak Part Marking Information (Lead-Free) EXAMPLE: THIS IS AN IRF530S WITH LOT CODE 8024 PART NUMBER INTERNATIONAL ASSEMBLED ON WW 02, 2000 RECTIFIER F 530S IN THE ASSEMBLY LINE "L" LOGO **IOR** 0021 DATE CODE 80 24 Note: "P" in assembly line YEAR 0 = 2000 ASSEMBLY position indicates "Lead-Free" WEEK 02 LOT CODE LINE L OR PART NUMBER INTERNATIONAL RECTIFIER LOGO F 530S **IGR** P002/ DATE CODE 80 24 P = DESIGNATES LEAD-FREE 민 ASSEMBLY H PRODUCT (OPTIONAL) YEAR 0 = 2000LOT CODE WEEK 02 A = ASSEMBLY SITE CODE

# International **ISR** Rectifier

## TO-262 Package Outline






### International **TOR** Rectifier

### D<sup>2</sup>Pak Tape & Reel Infomation

Dimensions are shown in millimeters (inches)



### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^{\circ}C$ , L = 3.8mH $R_G = 25\Omega$ ,  $I_{AS} = 18A$ .
- $\label{eq:ISD} \ensuremath{\textcircled{}}\xspace{-1.5mu} I_{SD} \leq 18A, \ di/dt \leq 110A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \$  $T_J \le 175^{\circ}C$
- ④ Pulse width  $\leq$  300µs; duty cycle  $\leq$  2%.
- $\ensuremath{\textcircled{}}$  S  $C_{\text{oss}}$  eff. is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$
- 6 This is only applied to TO-220AB package
- ⑦ This is applied to D<sup>2</sup>Pak, when mounted on 1" square PCB (FR-4 or G-10 Material ). For recommended footprint and soldering techniques refer to application note #AN-994.

Data and specifications subject to change without notice.

International **ICR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information.03/04 11

Note: For the most current drawings please refer to the IR website at: <u>http://www.irf.com/package/</u>

#### **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.