

July 2014

# FDMS86202

# N-Channel Shielded Gate PowerTrench® MOSFET 120 V, 64 A, 7.2 m $\Omega$

#### **Features**

- Shielded Gate MOSFET Technology
- Max  $r_{DS(on)}$  = 7.2 m $\Omega$  at  $V_{GS}$  = 10 V,  $I_D$  = 13.5 A
- Max  $r_{DS(on)}$  = 10.3 m $\Omega$  at  $V_{GS}$  = 6 V,  $I_D$  = 11.5 A
- $\blacksquare$  Advanced Package and Silicon combination for low  $r_{\text{DS}(\text{on})}$  and high efficiency
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant


# General Description


This N-Channel MOSFET is produced using Fairchild Semiconductor's advanced PowerTrench® process that incorporates Shielded Gate technology. This process has been optimized for the on-state resistance and yet maintain superior switching performance.

# **Application**

■ DC-DC Conversion







Power 56

# MOSFET Maximum Ratings T<sub>A</sub> = 25 °C unless otherwise noted

Symbol	Paramet	er		Ratings	Units	
$V_{DS}$	Drain to Source Voltage			120	V	
$V_{GS}$	Gate to Source Voltage			±20	V	
I <sub>D</sub>	Drain Current -Continuous	T <sub>C</sub> = 25 °C		64	А	
	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	13.5		
	-Pulsed		(Note 4)	240		
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	600	mJ	
D	Power Dissipation	T <sub>C</sub> = 25 °C		156	W	
$P_D$	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	2.7		
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperate	ure Range		-55 to +150	°C	

#### **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case		0.8	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	45	C/VV

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS86202	FDMS86202	Power 56	13 "	12 mm	3000 units

©2013 Fairchild Semiconductor Corporation FDMS86202 Rev. C3

# **Electrical Characteristics** $T_J = 25$ °C unless otherwise noted

**Parameter** 

Off Characteristics								
$BV_{DSS}$	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	120			V		
$\Delta BV_{DSS} \over \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 μA, referenced to 25 °C		103		mV/°C		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 96 V, V <sub>GS</sub> = 0 V			1	μА		
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20 V, V <sub>DS</sub> = 0 V			±100	nA		

**Test Conditions** 

Min

Тур

Max

Units

#### On Characteristics

Symbol

V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2.0	3.1	4.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, referenced to 25 °C		-10		mV/°C
r <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 13.5 \text{ A}$		6.0	7.2	
		$V_{GS} = 6 \text{ V}, I_D = 11.5 \text{ A}$		8.1	10.3	mΩ
		$V_{GS}$ = 10 V, $I_D$ = 13.5 A, $T_J$ = 125 °C		10.9	13.2	
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 13.5 \text{ A}$		44		S

## **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	· - co // // - o //		3195	4250	pF
Coss	Output Capacitance	V <sub>DS</sub> = 60 V, V <sub>GS</sub> = 0 V, f = 1 MHz		449	600	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1 1011 12		17	30	pF
$R_g$	Gate Resistance		0.1	0.9	2.7	Ω

### **Switching Characteristics**


t <sub>d(on)</sub>	Turn-On Delay Time			21	33	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 60 V, I <sub>D</sub> = 13.5	5 A,	6	13	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	V <sub>GS</sub> = 10 V, R <sub>GEN</sub> =	6 Ω	27	44	ns
t <sub>f</sub>	Fall Time			5	11	ns
$Q_q$	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V		45	64	nC
Qq	Total Gate Charge	V <sub>GS</sub> = 0 V to 6 V	V <sub>DD</sub> = 60 V,	29	41	nC
$Q_{gs}$	Gate to Source Charge		<sub>D</sub> = 13.5 A	14.3		nC
$Q_{qd}$	Gate to Drain "Miller" Charge			8.7		nC

#### **Drain-Source Diode Characteristics**


$V_{SD}$	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.1 \text{ A}$ (Note 2)	0.69	1.2	V
		$V_{GS} = 0 \text{ V}, I_S = 13.5 \text{ A}$ (Note 2)	0.76	1.3	
t <sub>rr</sub>	Reverse Recovery Time	I <sub>E</sub> = 13.5 A, di/dt = 100 A/μs	73	118	ns
Q <sub>rr</sub>	Reverse Recovery Charge	1F - 13.5 A, αι/αι - 100 A/μs	117	187	nC

#### Notes

<sup>1.</sup>  $R_{\theta JA}$  is determined with the device mounted on a  $1\text{in}^2$  pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 45 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



 b) 115 °C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300  $\mu\text{s},$  Duty cycle < 2.0%.
- 3.  $E_{AS}$  of 600 mJ is based on starting  $T_J$  = 25 °C, L = 3 mH,  $I_{AS}$  = 20 A,  $V_{DD}$  = 120 V,  $V_{GS}$  = 10 V. 100% test at L = 0.1 mH,  $I_{AS}$  = 65 A.
- 4. Pulse Id limited by junction temperature, td  $\leq$  100  $\mu$ s, please refer to SOA curve for more details.

# Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# Typical Characteristics $T_J$ = 25 $^{\circ}$ C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

# Typical Characteristics T<sub>J</sub> = 25 °C unless otherwise noted







Figure 13. Junction-to-Case Transient Thermal Response Curve







NOTES: UNLESS OTHERWISE SPECIFIED

- A) PACKAGE STANDARD REFERENCE: JEDEC MO-240, ISSUE A, VAR. AA,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-2009.
- E) IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.
- F) DRAWING FILE NAME: PQFN08JREV3.



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative