


## Pin Diagrams




Top View: SO-14

## Pin Descriptions

Pin Number	Pin Name	Function
1	V <sub>CC</sub>	Low-side and logic fixed supply
2	HIN	Logic input for high-side gate driver output, in phase with HO (Referenced to V <sub>SS</sub> )
3	LIN*	Logic input for low-side gate driver output, out of phase with LO (Referenced to V <sub>SS</sub> )
4	DT	Programmable dead time lead, referenced to V <sub>SS</sub>
5	V <sub>SS</sub>	Logic ground
6	COM	Low-side return
7	LO	Low-side gate drive output
8, 9, 10, 14	NC	No Connect (No Internal Connection)
11	V <sub>S</sub>	High-side floating supply return
12	HO	High-side gate drive output
13	V <sub>B</sub>	High-side floating supply

## Functional Block Diagram



## Absolute Maximum Ratings (@T<sub>A</sub> = +25°C, unless otherwise specified.)

Characteristic	Symbol	Value	Unit
High-side Floating Supply Voltage	V <sub>B</sub>	-0.3 to +624	V
High-side Floating Supply Offset Voltage	V <sub>S</sub>	V <sub>B</sub> -24 to V <sub>B</sub> +0.3	V
High-side Floating Output Voltage	V <sub>HO</sub>	V <sub>S</sub> -0.3 to V <sub>B</sub> +0.3	V
Offset Supply Voltage Transient	dV <sub>S</sub> / dt	50	V/ns
Programmable Dead Time Pin Voltage	V <sub>DT</sub>	V <sub>SS</sub> -0.3 to V <sub>B</sub> +0.3	V
Low-side Fixed Supply Voltage	V <sub>CC</sub>	-0.3 to +24	V
Low-side Output Voltage	V <sub>LO</sub>	-0.3 to V <sub>CC</sub> +0.3	V
Logic Supply Voltage	V <sub>CC</sub>	-0.3 to V <sub>SS</sub> +24	V
Logic Supply Offset Voltage	V <sub>SS</sub>	V <sub>CC</sub> -25 to V <sub>CC</sub> +0.3	V
Logic Input Voltage (HIN and LIN*)	V <sub>IN</sub>	V <sub>SS</sub> -0.3 to V <sub>CC</sub> +0.3	V

## Thermal Characteristics (@T<sub>A</sub> = +25°C, unless otherwise specified.)

Characteristic	Symbol	Value	Unit
Power Dissipation Linear Derating Factor (Note 5)	P <sub>D</sub>	1.0	W
Thermal Resistance, Junction to Ambient (Note 5)	R <sub>θJA</sub>	120	°C/W
Operating Temperature	T <sub>J</sub>	+150	°C
Lead Temperature (Soldering, 10s)	T <sub>L</sub>	+300	
Storage Temperature Range	T <sub>STG</sub>	-55 to +150	

Note: 5. When mounted on a standard JEDEC 2-layer FR-4 board.

## Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit
High-side Floating Supply Absolute Voltage	V <sub>B</sub>	V <sub>S</sub> + 10	V <sub>S</sub> + 20	V
High-side Floating Supply Offset Voltage	V <sub>S</sub>	(Note 6)	600	V
High-side Floating Output Voltage	V <sub>HO</sub>	V <sub>S</sub>	V <sub>B</sub>	V
Low-side Fixed Supply Voltage	V <sub>CC</sub>	10	20	V
Low-side Output Voltage	V <sub>LO</sub>	0	V <sub>CC</sub>	V
Logic Input Voltage (HIN & LIN*)	V <sub>IN</sub>	V <sub>SS</sub>	V <sub>CC</sub>	V
Programmable Dead Time Pin Voltage	V <sub>DT</sub>	V <sub>SS</sub>	V <sub>CC</sub>	V
Logic Ground	V <sub>SS</sub>	-5	5	V
Ambient Temperature	T <sub>A</sub>	-40	+125	°C

Note: 6. Logic operation for V<sub>S</sub> = -5V to +600V.

## DC Electrical Characteristics ( $V_{BIAS}$ ( $V_{CC}$ , $V_{BS}$ ) = 15V, $V_{SS}$ = COM, @ $T_A$ = +25°C, unless otherwise specified.) (Note 7)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Logic "1" Input Voltage (Note 8)	$V_{IH}$	2.5	—	—	V	$V_{CC}$ = 10V to 20V
Logic "0" Input Voltage (Note 8)	$V_{IL}$	—	—	0.6	V	$V_{CC}$ = 10V to 20V
High-level Output Voltage, $V_{BIAS} - V_O$	$V_{OH}$	—	0.02	0.2	V	$I_O$ = 2mA
Low-level Output Voltage, $V_O$	$V_{OL}$	—	0.02	0.1	V	$I_O$ = 2mA
Offset Supply Leakage Current	$I_{LK}$	—	—	50	$\mu$ A	$V_B = V_S = 600V$
Quiescent $V_{BS}$ Supply Current	$I_{BSQ}$	20	75	130	$\mu$ A	$V_{IN} = 0V$ or 5V
Quiescent $V_{CC}$ Supply Current	$I_{CCQ}$	0.4	1.0	1.6	mA	$V_{IN} = 0V$ or 5V, $R_{DT} = 0\Omega$
Logic "1" Input Bias Current	$I_{IN+}$	—	5	20	$\mu$ A	$HIN = 5V$ , $LIN^* = 0V$
Logic "0" Input Bias Current	$I_{IN-}$	—	—	5	$\mu$ A	$HIN = 0V$ , $LIN^* = 5V$
$V_{BS}$ Supply Under-voltage Positive Going Threshold	$V_{BSUV+}$	8.0	8.9	9.8	V	—
$V_{BS}$ Supply Under-voltage Negative Going Threshold	$V_{BSUV-}$	7.4	8.2	9.0	V	—
$V_{CC}$ Supply Under-voltage Positive Going Threshold	$V_{CCUV+}$	8.0	8.9	9.8	V	—
$V_{CC}$ Supply Under-voltage Negative Going Threshold	$V_{CCUV-}$	7.4	8.2	9.0	V	—
Hysteresis	$V_{CCUV+}$	0.3	0.7	—	V	—
	$V_{BSUV+}$					—
Output High Short Circuit Pulsed Current	$I_{O+}$	120	200	—	mA	$V_O = 0V$ , $PW \leq 10\mu s$
Output Low Short Circuit Pulsed Current	$I_{O-}$	250	600	—	mA	$V_O = 15V$ , $PW \leq 10\mu s$


Note: 7. The  $V_{IN}$  and  $I_{IN}$  parameters are referenced to  $V_{SS}$  and are applicable to the two logic input pins:  $HIN$  and  $LIN^*$ . The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the respective output pins:  $HO$  and  $LO$ .  
8. For optimal operation, it is recommended that the input pulses ( $HIN$  and  $LIN^*$ ) should have a minimum amplitude of 2.5V with a minimum pulse width of 2 x Deadtime.

## AC Electrical Characteristics ( $V_{BIAS}$ ( $V_{CC}$ , $V_{BS}$ ) = 15V, $V_{SS}$ = COM, $C_L$ = 1000pF, @ $T_A$ = +25°C, unless otherwise specified.)


Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Turn-on Propagation Delay	$t_{ON}$	—	220	300	ns	$V_S = 0V$
Turn-off Propagation Delay	$t_{OFF}$	—	200	280	ns	$V_S = 0V$ or 600V
Delay Matching, $ t_{ON} - t_{OFF} $	$t_{DMON}$	—	0	30	ns	—
Turn-on Rise Time	$t_R$	—	100	220	ns	$V_S = 0V$
Turn-off Fall Time	$t_F$	—	35	80	ns	$V_S = 0V$
Deadtime: $t_{DT LO-HO} \& t_{DT HO-LO}$	$t_{DT}$	400	540	680	ns	$R_{DT} = 0\Omega$
		4	5	6	$\mu s$	$R_{DT} = 200k\Omega$ (Note 9)
Deadtime Matching = $t_{DT LO-HO} - t_{DT HO-LO}$	$t_{MDT}$	—	0	60	ns	$R_{DT} = 0\Omega$
		—	0	600	ns	$R_{DT} = 200k\Omega$

Note: 9. Guaranteed by design, not tested in production.


## Timing Waveforms



**Figure 1.** Input / Output Timing Diagram




**Figure 2.** Deadtime Waveform Definitions




**Figure 3.** Switching Time Waveform Definitions


**Typical Performance Characteristics** ( $V_{CC}=15V$ ,  $@T_A = +25^{\circ}C$ , unless otherwise specified.)




**Figure 4.** Turn-on Propagation Delay vs. Supply Voltage




**Figure 5.** Turn-on Propagation Delay vs. Temperature




**Figure 6.** Turn-off Propagation Delay vs. Supply Voltage



**Figure 7.** Turn-off Propagation Delay vs. Temperature



**Figure 8.** Rise Time vs. Supply Voltage



**Figure 9.** Rise Time vs. Temperature

# Typical Performance Characteristics (continued)




Figure 10. Fall Time vs. Supply Voltage




Figure 11. Fall Time vs. Temperature




Figure 12. Quiescent Current vs. Supply Voltage




Figure 13. Quiescent Current vs. Temperature




Figure 14. Delay Matching vs. Supply Voltage






Figure 15. Delay Matching vs. Temperature


# Typical Performance Characteristics (continued)




**Figure 16.** Output Source Current vs. Supply Voltage




**Figure 17.** Output Source Current vs. Temperature




**Figure 18.** Output Sink Current vs. Supply Voltage



**Figure 19.** Output Sink Current vs. Temperature




**Figure 20.** Logic 1 Input Voltage vs. Supply Voltage




**Figure 21.** Logic 1 Input Voltage vs. Temperature


**Typical Performance Characteristics** (continued)




**Figure 22.** Logic 0 Input Voltage vs. Supply Voltage




**Figure 23.** Logic 0 Input Voltage vs. Temperature




**Figure 24.** Deadtime vs. Supply Voltage



**Figure 25.** Deadtime vs. Temperature



**Figure 26.** VCC UVLO vs. Temperature



**Figure 27.** VBS UVLO vs. Temperature



## Typical Performance Characteristics (continued)





Figure 28. Offset Supply Leakage Current vs. Temperature

## Package Outline Dimensions

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

**SO-14 (Type TH)**




SO-14 (Type TH)			
Dim	Min	Max	Typ
A	1.55	1.73	--
A1	0.10	0.25	--
b	0.35	0.51	--
c	0.190	0.248	--
D	8.56	8.74	8.61
E	5.84	6.20	6.00
E1	3.81	3.99	3.94
e	--	--	1.27
h	--	--	0.33
L	0.41	0.89	--
$\phi$	0°	8°	--
All Dimensions in mm			

## Suggested Pad Layout

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

**SO-14 (Type TH)**



Dimensions	Value (in mm)
C	1.27
C1	5.20
X	0.60
Y	2.20

Note: For high voltage applications, the appropriate industry sector guidelines should be considered with regards to creepage and clearance distances between device Terminals and PCB tracking.

**IMPORTANT NOTICE**

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

**LIFE SUPPORT**

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2019, Diodes Incorporated

[www.diodes.com](http://www.diodes.com)