


Logic Block Diagram



Note

2. Internal voltage regulator for internal circuitry

Contents

PSoC® Functional Overview	4	DC IDAC Specifications	20
PSoC Core	4	AC Chip-Level Specifications	21
CapSense System	4	AC General Purpose I/O Specifications	22
Additional System Resources	5	AC Comparator Specifications	22
Getting Started	5	AC External Clock Specifications	22
Application Notes/Design Guides	5	AC Programming Specifications	23
Development Kits	5	AC I2C Specifications	24
Training	5	Packaging Information	27
CYPros Consultants	5	Thermal Impedances	30
Solutions Library	5	Capacitance on Crystal Pins	30
Technical Support	5	Solder Reflow Peak Temperature	30
Designing with PSoC Designer	6	Development Tool Selection	31
Select Components	6	Software	31
Configure Components	6	Development Kits	31
Organize and Connect	6	Evaluation Tools	31
Generate, Verify, and Debug	6	Device Programmers	31
Pinouts	7	Accessories (Emulation and Programming)	32
16-pin SOIC (12 Sensing Inputs)	7	Third Party Tools	32
16-pin QFN (12 Sensing Inputs)	8	Build a PSoC Emulator into Your Board	32
24-pin QFN (20 Sensing Inputs)	9	Ordering Information	33
30-ball WLCSP (26 Sensing Inputs)	10	Ordering Code Definitions	34
32-pin QFN (26 Sensing Inputs)	11	Acronyms	35
48-pin QFN (33 Sensing Inputs)	12	Reference Documents	35
Electrical Specifications	13	Document Conventions	35
Absolute Maximum Ratings	13	Units of Measure	35
Operating Temperature	13	Numeric Naming	36
DC Chip-Level Specifications	14	Glossary	36
DC GPIO Specifications	15	Document History Page	37
DC Analog Mux Bus Specifications	17	Sales, Solutions, and Legal Information	39
DC Low Power Comparator Specifications	17	Worldwide Sales and Design Support	39
Comparator User Module Electrical Specifications	18	Products	39
ADC Electrical Specifications	18	PSoC Solutions	39
DC POR and LVD Specifications	19		
DC Programming Specifications	19		
DC I2C Specifications	20		
Shield Driver DC Specifications	20		

PSoC® Functional Overview

The PSoC family consists of many devices with on-chip controllers. These devices are designed to replace multiple traditional MCU-based system components with one low-cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture makes it possible for you to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts.

The architecture for this device family, as shown in the [Logic Block Diagram on page 2](#), consists of three main areas:

- The core
- CapSense analog system
- System resources

A common, versatile bus allows connection between I/O and the analog system.

Each CY8C20x37/47/67/S PSoC device includes a dedicated CapSense block that provides sensing and scanning control circuitry for capacitive sensing applications. Depending on the PSoC package, up to 34 GPIOs are also included. The GPIOs provide access to the MCU and analog mux.

PSoC Core

The PSoC core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO and ILO. The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a 4-million instructions per second (MIPS), 8-bit Harvard-architecture microprocessor.

CapSense System

The analog system contains the capacitive sensing hardware. Several hardware algorithms are supported. This hardware performs capacitive sensing and scanning without requiring external components. The analog system is composed of the CapSense PSoC block and an internal 1 V or 1.2 V analog reference, which together support capacitive sensing of up to 31 inputs^[3]. Capacitive sensing is configurable on each GPIO pin. Scanning of enabled CapSense pins is completed quickly and easily across multiple ports.


SmartSense™ Auto-tuning

SmartSense auto-tuning is an innovative solution from Cypress that removes manual tuning of CapSense applications. This solution is easy to use and provides robust noise immunity. It is the only auto-tuning solution that establishes, monitors, and maintains all required tuning parameters of each sensor during run time. SmartSense auto-tuning allows engineers to go from prototyping to mass production without retuning for manufacturing variations in PCB and/or overlay material properties.

Note

3. 34 GPIOs = 31 pins for capacitive sensing + 2 pins for I²C + 1 pin for modulator capacitor.

Figure 1. CapSense System Block Diagram



Analog Multiplexer System

The analog mux bus can connect to every GPIO pin. Pins are connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with the CapSense block comparator.

Switch-control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Complex capacitive sensing interfaces, such as sliders and touchpads.
- Chip-wide mux that allows analog input from any I/O pin.
- Crosspoint connection between any I/O pin combinations.

Additional System Resources

System resources provide additional capability, such as configurable I²C slave, SPI master/slave communication interface, three 16-bit programmable timers, various system resets supported by the M8C low voltage detection and power-on reset. The merits of each system resource are listed here:

- The I²C slave/SPI master-slave module provides 50/100/400 kHz communication over two wires. SPI communication over three or four wires runs at speeds of 46.9 kHz to 3 MHz (lower for a slower system clock).
- The I²C hardware address recognition feature reduces the already low power consumption by eliminating the need for CPU intervention until a packet addressed to the target device is received.
- The I²C enhanced slave interface appears as a 32-byte RAM buffer to the external I²C master. Using a simple predefined protocol, the master controls the read and write pointers into the RAM. When this method is enabled, the slave does not stall the bus when receiving data bytes in active mode. For usage details, see the application note [I2C Enhanced Slave Operation - AN56007](#).
- Low-voltage detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced power-on reset (POR) circuit eliminates the need for a system supervisor.
- An internal reference provides an absolute reference for capacitive sensing.
- A register-controlled bypass mode allows the user to disable the LDO regulator.

Getting Started

The quickest way to understand PSoC silicon is to read this datasheet and then use the PSoC Designer Integrated Development Environment (IDE). This datasheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the [Technical Reference Manual](#) for the CY8C20x37/47/67/S PSoC devices.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web at www.cypress.com/psoc.

Application Notes/Design Guides

Application notes and design guides are an excellent introduction to the wide variety of possible PSoC designs. They are located at www.cypress.com/gocapsense. Select Application Notes under the Related Documentation tab.

Development Kits

PSoC Development Kits are available online from Cypress at www.cypress.com/shop and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark. See [Development Kits on page 31](#).

Training

Free PSoC and CapSense technical training (on demand, webinars, and workshops) is available online at www.cypress.com/training. The training covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to www.cypress.com/cypros.

Solutions Library

Visit our growing library of solution focused designs at www.cypress.com/solutions. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

For assistance with technical issues, search KnowledgeBase articles and forums at www.cypress.com/support. If you cannot find an answer to your question, create a technical support case or call technical support at 1-800-541-4736.

Designing with PSoC Designer

The PSoC development process can be summarized in the following four steps:

1. Select [User Modules](#)
2. Configure User Modules
3. Organize and Connect
4. Generate and Verify

Select Components

PSoC Designer provides a library of pre-built, pre-tested hardware peripheral components called “user modules”. User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure Components

Each of the User Modules you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These [user module datasheets](#) explain the internal operation of the User Module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the “Generate Configuration Files” step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

Pinouts


The CY8C20x37/47/67/S PSoC device is available in a variety of packages, which are listed and illustrated in the following tables. Every port pin (labeled with a “P”) is capable of digital I/O and connection to the common analog bus. However, V_{SS} , V_{DD} , and XRES are not capable of digital I/O.

16-pin SOIC (12 Sensing Inputs)

Table 1. Pin Definitions – CY8C20237-24SXI, CY8C20247-24SXI

Pin No.	Type		Name	Description
	Digital	Analog		
1	I/O	I	P0[3]	Integrating Input
2	I/O	I	P0[1]	Integrating Input
3	I/O	I	P2[5]	
4	I/O	I	P2[3]	
5	I/O	I	P1[7]	
6	I/O	I	P1[5]	
7	I/O	I	P1[3]	
8	I/O	I	P1[1]	ISSP CLK ^[4] , I ² C SCL, SPI MOSI
9	Power		V_{SS}	Ground connection
10	I/O	I	P1[0]	ISSP DATA ^[4] , I ² C SDA, SPI CLK ^[5]
11	I/O	I	P1[2]	Driven Shield Output (optional)
12	I/O	I	P1[4]	Optional external clock (EXTCLK)
13	INPUT		XRES	Active high external reset with internal pull-down
14	I/O	I	P0[4]	
15	Power		V_{DD}	Supply voltage
16	I/O	I	P0[7]	

Figure 2. CY8C20237-24SXI, CY8C20247-24SXI Device



LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.


Notes

- On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter issues.
- Alternate SPI clock.

16-pin QFN (12 Sensing Inputs)
Table 2. Pin Definitions – CY8C20237, CY8C20247/S^[6]

Pin No.	Type		Name	Description
	Digital	Analog		
1	I/O	I	P2[5]	Crystal output (XOut)
2	I/O	I	P2[3]	Crystal input (XIn)
3	IOHR	I	P1[7]	I ² C SCL, SPI SS
4	IOHR	I	P1[5]	I ² C SDA, SPI MISO
5	IOHR	I	P1[3]	SPI CLK
6	IOHR	I	P1[1]	ISSP CLK ^[7] , I ² C SCL, SPI MOSI
7	Power		V _{SS}	Ground connection
8	IOHR	I	P1[0]	ISSP DATA ^[7] , I ² C SDA, SPI CLK ^[8]
9	IOHR	I	P1[2]	Driven Shield Output (optional)
10	IOHR	I	P1[4]	Optional external clock (EXTCLK)
11	Input		XRES	Active high external reset with internal pull-down
12	IOH	I	P0[4]	
13	Power		V _{DD}	Supply voltage
14	IOH	I	P0[7]	
15	IOH	I	P0[3]	Integrating input
16	IOH	I	P0[1]	Integrating input

LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Figure 3. CY8C20237, CY8C20247/S Device

Notes

6. No center pad.
7. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I²C bus. Use alternate pins if you encounter issues.
8. Alternate SPI clock.

24-pin QFN (20 Sensing Inputs)

Table 3. Pin Definitions – CY8C20337, CY8C20347/S ^[9]


Pin No.	Type		Name	Description
	Digital	Analog		
1	I/O	I	P2[5]	Crystal output (XOut)
2	I/O	I	P2[3]	Crystal input (XIn)
3	I/O	I	P2[1]	
4	IOHR	I	P1[7]	I ² C SCL, SPI SS
5	IOHR	I	P1[5]	I ² C SDA, SPI MISO
6	IOHR	I	P1[3]	SPI CLK
7	IOHR	I	P1[1]	ISSP CLK ^[10] , I ² C SCL, SPI MOSI
8			NC	No connection
9	Power		V _{SS}	Ground connection
10	IOHR	I	P1[0]	ISSP DATA ^[10] , I ² C SDA, SPI CLK ^[11]
11	IOHR	I	P1[2]	Driven Shield Output (optional)
12	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
13	IOHR	I	P1[6]	
14	Input		XRES	Active high external reset with internal pull-down
15	I/O	I	P2[2]	Driven Shield Output (optional)
16	I/O	I	P2[4]	Driven Shield Output (optional)
17	IOH	I	P0[0]	Driven Shield Output (optional)
18	IOH	I	P0[2]	
19	IOH	I	P0[4]	
20	Power		V _{DD}	Supply voltage
21	IOH	I	P0[7]	
22	IOH	I	P0[3]	Integrating input
23	Power		V _{SS}	Ground connection
24	IOH	I	P0[1]	Integrating input
CP	Power		V _{SS}	Center pad must be connected to ground

LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes

- The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
- On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I²C bus. Use alternate pins if you encounter issues.
- Alternate SPI clock.


Figure 4. CY8C20337, CY8C20347/S Device



30-ball WLCSP (26 Sensing Inputs)
Table 4. Pin Definitions – CY8C20767, CY8C20747 30-ball Part Pinout (WLCSP)

Pin No.	Type		Name	Description
	Digital	Analog		
A1	IOH	I	P0[2]	
A2	IOH	I	P0[6]	
A3	Power		V _{DD}	Supply voltage
A4	IOH	I	P0[1]	Integrating Input
A5	I/O	I	P2[7]	
B1	I/O	I	P4[2]	
B2	IOH	I	P0[0]	Driven Shield Output (optional)
B3	IOH	I	P0[4]	
B4	IOH	I	P0[3]	Integrating Input
B5	I/O	I	P2[5]	Crystal Output (Xout)
C1	I/O	I	P2[2]	Driven Shield Output (optional)
C2	I/O	I	P2[4]	Driven Shield Output (optional)
C3	I/O	I	P0[7]	
C4	IOH	I	P3[2]	
C5	I/O	I	P2[3]	Crystal Input (Xin)
D1	I/O	I	P2[0]	Driven Shield Output (optional)
D2	I/O	I	P3[0]	
D3	I/O	I	P3[1]	
D4	I/O	I	P3[3]	
D5	I/O	I	P2[1]	
E1	Input		XRES	Active high external reset with internal pull-down
E2	IOHR	I	P1[6]	
E3	IOHR	I	P1[4]	Optional external clock input (EXT CLK)
E4	IOHR	I	P1[7]	I ² C SCL, SPI SS
E5	IOHR	I	P1[5]	I ² C SDA, SPI MISO
F1	IOHR	I	P1[2]	Driven Shield Output (optional)
F2	IOHR	I	P1[0]	ISSP DATA ^[12] , I ² C SDA, SPI CLK ^[13]
F3	Power		V _{SS}	Supply ground
F4	IOHR	I	P1[1]	ISSP CLK ^[12] , I ² C SCL, SPI MOSI
F5	IOHR	I	P1[3]	SPI CLK

LEGEND: A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output

Figure 5. CY8C20767, CY8C20747 30-ball WLCSP

Notes

12. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I²C bus. Use alternate pins if you encounter issues.

13. Alternate SPI clock.


32-pin QFN (26 Sensing Inputs)
Table 5. Pin Definitions – CY8C20437, CY8C20447/S, CY8C20467/S ^[14]

Pin No.	Type		Name	Description
	Digital	Analog		
1	IOH	I	P0[1]	Integrating input
2	I/O	I	P2[5]	Crystal output (XOut)
3	I/O	I	P2[3]	Crystal input (XIn)
4	I/O	I	P2[1]	
5	I/O	I	P4[3]	
6	I/O	I	P3[3]	
7	I/O	I	P3[1]	
8	IOHR	I	P1[7]	I ² C SCL, SPI SS
9	IOHR	I	P1[5]	I ² C SDA, SPI MISO
10	IOHR	I	P1[3]	SPI CLK.
11	IOHR	I	P1[1]	ISSP CLK ^[15] , I ² C SCL, SPI MOSI.
12	Power		V _{SS}	Ground connection
13	IOHR	I	P1[0]	ISSP DATA ^[15] , I ² C SDA, SPI CLK ^[16]
14	IOHR	I	P1[2]	Driven Shield Output (optional)
15	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
16	IOHR	I	P1[6]	
17	Input		XRES	Active high external reset with internal pull-down
18	I/O	I	P3[0]	
19	I/O	I	P3[2]	
20	I/O	I	P4[0]	
21	I/O	I	P4[2]	
22	I/O	I	P2[0]	Driven Shield Output (optional)
23	I/O	I	P2[2]	Driven Shield Output (optional)
24	I/O	I	P2[4]	Driven Shield Output (optional)
25	IOH	I	P0[0]	Driven Shield Output (optional)
26	IOH	I	P0[2]	
27	IOH	I	P0[4]	
28	IOH	I	P0[6]	
29	Power		V _{DD}	
30	IOH	I	P0[7]	
31	IOH	I	P0[3]	Integrating input
32	Power		V _{SS}	Ground connection
CP	Power		V _{SS}	Center pad must be connected to ground

LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.

Notes

14. The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
15. On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I²C bus. Use alternate pins if you encounter issues.
16. Alternate SPI clock.

Figure 6. CY8C20437, CY8C20447/S, CY8C20467/S Device


48-pin QFN (33 Sensing Inputs)

Table 6. Pin Definitions – CY8C20637, CY8C20647/S, CY8C20667/S^[17, 18]


Pin No.	Digital	Analog	Name	Description
1			NC	No connection
2	I/O	I	P2[7]	
3	I/O	I	P2[5]	Crystal output (XOut)
4	I/O	I	P2[3]	Crystal input (XIn)
5	I/O	I	P2[1]	
6	I/O	I	P4[3]	
7	I/O	I	P4[1]	
8	I/O	I	P3[7]	
9	I/O	I	P3[5]	
10	I/O	I	P3[3]	
11	I/O	I	P3[1]	
12	IOHR	I	P1[7]	I ² C SCL, SPI SS
13	IOHR	I	P1[5]	I ² C SDA, SPI MISO
14			NC	No connection
15			NC	No connection
16	IOHR	I	P1[3]	SPI CLK
17	IOHR	I	P1[1]	ISSP CLK ^[17] , I ² C SCL, SPI MOSI
18	Power		V _{SS}	Ground connection
19			NC	No connection
20			NC	No connection
21	Power		V _{DD}	Supply voltage
22	IOHR	I	P1[0]	ISSP DATA ^[17] , I ² C SDA, SPI CLK ^[19]
23	IOHR	I	P1[2]	Driven Shield Output (optional)
24	IOHR	I	P1[4]	Optional external clock input (EXTCLK)
25	IOHR	I	P1[6]	
26	Input		XRES	Active high external reset with internal pull-down
27	I/O	I	P3[0]	
28	I/O	I	P3[2]	
29	I/O	I	P3[4]	
30	I/O	I	P3[6]	
31	I/O	I	P4[0]	
32	I/O	I	P4[2]	
33	I/O	I	P2[0]	Driven Shield Output (optional)
34	I/O	I	P2[2]	Driven Shield Output (optional)
35	I/O	I	P2[4]	Driven Shield Output (optional)
36			NC	No connection
37	IOH	I	P0[0]	Driven Shield Output (optional)
38	IOH	I	P0[2]	
39	IOH	I	P0[4]	
40	IOH	I	P0[6]	
41	Power		V _{DD}	Supply voltage
42			NC	No connection
43			NC	No connection
44	IOH	I	P0[7]	
45			NC	No connection
46	IOH	I	P0[3]	Integrating input
47	Power		V _{SS}	Ground connection
48	IOH	I	P0[1]	Integrating input
CP	Power		V _{SS}	Center pad must be connected to ground

LEGEND A = Analog, I = Input, O = Output, NC = No Connection H = 5 mA High Output Drive, R = Regulated Output.

Notes


- On power-up, the SDA(P1[0]) drives a strong high for 256 sleep clock cycles and drives resistive low for the next 256 sleep clock cycles. The SCL(P1[1]) line drives resistive low for 512 sleep clock cycles and both the pins transition to high impedance state. On reset, after XRES de-asserts, the SDA and the SCL lines drive resistive low for 8 sleep clock cycles and transition to high impedance state. Hence, during power-up or reset event, P1[1] and P1[0] may disturb the I²C bus. Use alternate pins if you encounter issues.
- The center pad (CP) on the QFN package must be connected to ground (V_{SS}) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.
- Alternate SPI clock.

Figure 7. CY8C20637, CY8C20647/S, CY8C20667/S Device



Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C20x37/47/67/S PSoC devices. For the latest electrical specifications, confirm that you have the most recent datasheet by visiting the web at <http://www.cypress.com/psoc>.



Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 7. Absolute Maximum Ratings

Symbol	Description	Conditions	Min	Typ	Max	Units
T _{STG}	Storage temperature	Higher storage temperatures reduce data retention time. Recommended Storage Temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 85 °C degrades reliability.	-55	+25	+125	°C
V _{DD}	Supply voltage relative to V _{SS}	—	-0.5	—	+6.0	V
V _{IO}	DC input voltage	—	V _{SS} - 0.5	—	V _{DD} + 0.5	V
V _{IOZ}	DC voltage applied to tristate	—	V _{SS} - 0.5	—	V _{DD} + 0.5	V
I _{MIO}	Maximum current into any port pin	—	-25	—	+50	mA
ESD	Electro static discharge voltage	Human body model ESD	2000	—	—	V
LU	Latch up current	In accordance with JESD78 standard	—	—	200	mA

Operating Temperature

Table 8. Operating Temperature

Symbol	Description	Conditions	Min	Typ	Max	Units
T _A	Ambient temperature	—	-40	—	+85	°C
T _C	Commercial temperature range	—	0	—	70	°C
T _J	Operational die temperature	The temperature rise from ambient to junction is package specific. See the Thermal Impedances on page 30 . The user must limit the power consumption to comply with this requirement.	-40	—	+100	°C

DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 9. DC Chip-Level Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V_{DD} [20, 21, 22]	Supply voltage	See table DC POR and LVD Specifications on page 19	1.71	–	5.50	V
I_{DD24}	Supply current, IMO = 24 MHz	Conditions are $V_{DD} \leq 3.0$ V, $T_A = 25$ °C, CPU = 24 MHz. CapSense running at 12 MHz, no I/O sourcing current	–	2.88	4.00	mA
I_{DD12}	Supply current, IMO = 12 MHz	Conditions are $V_{DD} \leq 3.0$ V, $T_A = 25$ °C, CPU = 12 MHz. CapSense running at 12 MHz, no I/O sourcing current	–	1.71	2.60	mA
I_{DD6}	Supply current, IMO = 6 MHz	Conditions are $V_{DD} \leq 3.0$ V, $T_A = 25$ °C, CPU = 6 MHz. CapSense running at 6 MHz, no I/O sourcing current	–	1.16	1.80	mA
I_{SB0}	Deep sleep current	$V_{DD} \leq 3.0$ V, $T_A = 25$ °C, I/O regulator turned off	–	0.10	1.1	μA
I_{SB1}	Standby current with POR, LVD and sleep timer	$V_{DD} \leq 3.0$ V, $T_A = 25$ °C, I/O regulator turned off	–	1.07	1.50	μA
I_{SBI2C}	Standby current with I ² C enabled	Conditions are $V_{DD} = 3.3$ V, $T_A = 25$ °C and CPU = 24 MHz	–	1.64	–	μA

Notes

20. When V_{DD} remains in the range from 1.71 V to 1.9 V for more than 50 μs, the slew rate when moving from the 1.71 V to 1.9 V range to greater than 2 V must be slower than 1 V/500 μs to avoid triggering POR. The only other restriction on slew rates for any other voltage range or transition is the SR_{POWER_UP} parameter.
21. If powering down in standby sleep mode, to properly detect and recover from a V_{DD} brown out condition any of the following actions must be taken:
 - a. Bring the device out of sleep before powering down.
 - b. Assure that V_{DD} falls below 100 mV before powering back up.
 - c. Set the No Buzz bit in the OSC_CR0 register to keep the voltage monitoring circuit powered during sleep.
 - d. Increase the buzz rate to assure that the falling edge of V_{DD} is captured. The rate is configured through the PSSDC bits in the SLP_CFG register. For the referenced registers, refer to the [Technical Reference Manual](#). In deep sleep/standby sleep mode, additional low power voltage monitoring circuitry allows V_{DD} brown out conditions to be detected and resets the device when V_{DD} goes lower than 1.1 V at edge rates slower than 1 V/ms.
22. For proper CapSense block functionality, if the drop in V_{DD} exceeds 5% of the base V_{DD} , the rate at which V_{DD} drops should not exceed 200 mV/s. Base V_{DD} can be between 1.8 V and 5.5 V.

DC GPIO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, 2.4 V to 3.0 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, or 1.71 V to 2.4 V and $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 10. 3.0 V to 5.5 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
R _{PU}	Pull-up resistor	–	4	5.60	8	kΩ
V _{OH1}	High output voltage Port 2 or 3 pins	I _{OH} ≤ 10 μA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	–	–	V
V _{OH2}	High output voltage Port 2 or 3 Pins	I _{OH} = 1 mA, maximum of 20 mA source current in all I/Os	V _{DD} – 0.90	–	–	V
V _{OH3}	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	I _{OH} < 10 μA, maximum of 10 mA source current in all I/Os	V _{DD} – 0.20	–	–	V
V _{OH4}	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	I _{OH} = 5 mA, maximum of 20 mA source current in all I/Os	V _{DD} – 0.90	–	–	V
V _{OH5}	High output voltage Port 1 Pins with LDO Regulator Enabled for 3 V out	I _{OH} < 10 μA, V _{DD} > 3.1 V, maximum of 4 I/Os all sourcing 5 mA	2.85	3.00	3.30	V
V _{OH6}	High output voltage Port 1 pins with LDO regulator enabled for 3 V out	I _{OH} = 5 mA, V _{DD} > 3.1 V, maximum of 20 mA source current in all I/Os	2.20	–	–	V
V _{OH7}	High output voltage Port 1 pins with LDO enabled for 2.5 V out	I _{OH} < 10 μA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	2.35	2.50	2.75	V
V _{OH8}	High output voltage Port 1 pins with LDO enabled for 2.5 V out	I _{OH} = 2 mA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	1.90	–	–	V
V _{OH9}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I _{OH} < 10 μA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	1.60	1.80	2.10	V
V _{OH10}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I _{OH} = 1 mA, V _{DD} > 2.7 V, maximum of 20 mA source current in all I/Os	1.20	–	–	V
V _{OL}	Low output voltage	I _{OL} = 25 mA, V _{DD} > 3.3 V, maximum of 60 mA sink current on even port pins (for example, P0[2] and P1[4]) and 60 mA sink current on odd port pins (for example, P0[3] and P1[5])	–	–	0.75	V
V _{IL}	Input low voltage	–	–	–	0.80	V
V _{IH}	Input high voltage	–	2.00	–	–	V
V _H	Input hysteresis voltage	–	–	80	–	mV
I _{IL}	Input leakage (Absolute Value)	–	–	0.00 1	1	μA
C _{PIN}	Pin capacitance	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF
V _{ILLVT3.3}	Input Low Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	0.8	V	–	–
V _{IHLVT3.3}	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.4	–	–	V
V _{ILLVT5.5}	Input Low Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	0.8	V	–	–
V _{IHLVT5.5}	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.7	–	–	V

Table 11. 2.4 V to 3.0 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
R _{PU}	Pull-up resistor	–	4	5.60	8	kΩ
V _{OH1}	High output voltage Port 2 or 3 pins	I _{OH} < 10 μA, maximum of 10 mA source current in all I/Os	V _{DD} - 0.20	–	–	V
V _{OH2}	High output voltage Port 2 or 3 Pins	I _{OH} = 0.2 mA, maximum of 10 mA source current in all I/Os	V _{DD} - 0.40	–	–	V
V _{OH3}	High output voltage Port 0 or 1 pins with LDO regulator Disabled for port 1	I _{OH} < 10 μA, maximum of 10 mA source current in all I/Os	V _{DD} - 0.20	–	–	V
V _{OH4}	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	I _{OH} = 2 mA, maximum of 10 mA source current in all I/Os	V _{DD} - 0.50	–	–	V
V _{OH5A}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I _{OH} < 10 μA, V _{DD} > 2.4 V, maximum of 20 mA source current in all I/Os	1.50	1.80	2.10	V
V _{OH6A}	High output voltage Port 1 pins with LDO enabled for 1.8 V out	I _{OH} = 1 mA, V _{DD} > 2.4 V, maximum of 20 mA source current in all I/Os	1.20	–	–	V
V _{OL}	Low output voltage	I _{OL} = 10 mA, maximum of 30 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	–	–	0.75	V
V _{IL}	Input low voltage	–	–	–	0.72	V
V _{IH}	Input high voltage	–	1.40	–	–	V
V _H	Input hysteresis voltage	–	–	80	–	mV
I _{IL}	Input leakage (absolute value)	–	–	1	1000	nA
C _{PIN}	Capacitive load on pins	Package and pin dependent Temp = 25 °C	0.50	1.70	7	pF
V _{ILLVT2.5}	Input Low Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	0.7	V	–	
V _{IHLVT2.5}	Input High Voltage with low threshold enable set, Enable for Port1	Bit3 of IO_CFG1 set to enable low threshold voltage of Port1 input	1.2	–	–	V

Table 12. 1.71 V to 2.4 V DC GPIO Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
R _{PU}	Pull-up resistor	–	4	5.60	8	kΩ
V _{OH1}	High output voltage Port 2 or 3 pins	I _{OH} = 10 μA, maximum of 10 mA source current in all I/Os	V _{DD} - 0.20	–	–	V
V _{OH2}	High output voltage Port 2 or 3 pins	I _{OH} = 0.5 mA, maximum of 10 mA source current in all I/Os	V _{DD} - 0.50	–	–	V
V _{OH3}	High output voltage Port 0 or 1 pins with LDO regulator Disabled for Port 1	I _{OH} = 100 μA, maximum of 10 mA source current in all I/Os	V _{DD} - 0.20	–	–	V
V _{OH4}	High output voltage Port 0 or 1 Pins with LDO Regulator Disabled for Port 1	I _{OH} = 2 mA, maximum of 10 mA source current in all I/Os	V _{DD} - 0.50	–	–	V

Table 12. 1.71 V to 2.4 V DC GPIO Specifications (continued)

Symbol	Description	Conditions	Min	Typ	Max	Units
V_{OL}	Low output voltage	$I_{OL} = 5$ mA, maximum of 20 mA sink current on even port pins (for example, P0[2] and P1[4]) and 30 mA sink current on odd port pins (for example, P0[3] and P1[5])	–	–	0.40	V
V_{IL}	Input low voltage	–	–	–	$0.30 \times V_{DD}$	V
V_{IH}	Input high voltage	–	$0.65 \times V_{DD}$	–	–	V
V_H	Input hysteresis voltage	–	–	80	–	mV
I_{IL}	Input leakage (absolute value)	–	–	1	1000	nA
C_{PIN}	Capacitive load on pins	Package and pin dependent temp = 25 °C	0.50	1.70	7	pF

DC Analog Mux Bus Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 13. DC Analog Mux Bus Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
R_{SW}	Switch resistance to common analog bus	–	–	–	800	Ω
R_{GND}	Resistance of initialization switch to V_{SS}	–	–	–	800	Ω

The maximum pin voltage for measuring R_{SW} and R_{GND} is 1.8 V

DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 14. DC Comparator Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V_{LPC}	Low power comparator (LPC) common mode	Maximum voltage limited to V_{DD}	0.2	–	1.8	V
I_{LPC}	LPC supply current	–	–	10	80	μ A
V_{OSLPC}	LPC voltage offset	–	–	2.5	30	mV

Comparator User Module Electrical Specifications

The following table lists the guaranteed maximum and minimum specifications. Unless stated otherwise, the specifications are for the entire device voltage and temperature operating range: $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, $1.71\text{ V} \leq V_{DD} \leq 5.5\text{ V}$.

Table 15. Comparator User Module Electrical Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
T_{COMP}	Comparator response time	50 mV overdrive	–	70	100	ns
Offset		Valid from 0.2 V to 1.5 V	–	2.5	30	mV
Current		Average DC current, 50 mV overdrive	–	20	80	μA
PSRR	Supply voltage > 2 V	Power supply rejection ratio	–	80	–	dB
	Supply voltage < 2 V	Power supply rejection ratio	–	40	–	dB
Input range		–	0.2		1.5	V

ADC Electrical Specifications

Table 16. ADC User Module Electrical Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
Input						
V_{IN}	Input voltage range	–	0	–	V_{REFADC}	V
C_{IIN}	Input capacitance	–	–	–	5	pF
R_{IN}	Input resistance	Equivalent switched cap input resistance for 8-, 9-, or 10-bit resolution	$1/(500\text{fF} \times \text{data clock})$	$1/(400\text{fF} \times \text{data clock})$	$1/(300\text{fF} \times \text{data clock})$	Ω
Reference						
V_{REFADC}	ADC reference voltage	–	1.14	–	1.26	V
Conversion Rate						
F_{CLK}	Data clock	Source is chip's internal main oscillator. See AC Chip-Level Specifications on page 21 for accuracy	2.25	–	6	MHz
S8	8-bit sample rate	Data clock set to 6 MHz. sample rate = $0.001/(2^{\text{Resolution}}/\text{Data Clock})$	–	23.43	–	ksps
S10	10-bit sample rate	Data clock set to 6 MHz. sample rate = $0.001/(2^{\text{resolution}}/\text{data clock})$	–	5.85	–	ksps
DC Accuracy						
RES	Resolution	Can be set to 8, 9, or 10 bit	8	–	10	bits
DNL	Differential nonlinearity	–	–1	–	+2	LSB
INL	Integral nonlinearity	–	–2	–	+2	LSB
E_{OFFSET}	Offset error	8-bit resolution	0	3.20	19.20	LSB
		10-bit resolution	0	12.80	76.80	LSB
E_{GAIN}	Gain error	For any resolution	–5	–	+5	%FSR
Power						
I_{ADC}	Operating current	–	–	2.10	2.60	mA
PSRR	Power supply rejection ratio	PSRR ($V_{DD} > 3.0\text{ V}$)	–	24	–	dB
		PSRR ($V_{DD} < 3.0\text{ V}$)	–	30	–	dB

DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 17. DC POR and LVD Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V _{POR0}	1.66 V selected in PSoC Designer	V _{DD} must be greater than or equal to 1.71 V during startup, reset from the XRES pin, or reset from watchdog.	1.61	1.66	1.71	V
V _{POR1}	2.36 V selected in PSoC Designer		–	2.36	2.41	
V _{POR2}	2.60 V selected in PSoC Designer		–	2.60	2.66	
V _{POR3}	2.82 V selected in PSoC Designer		–	2.82	2.95	
V _{LVD0}	2.45 V selected in PSoC Designer	–	2.40	2.45	2.51	V
V _{LVD1}	2.71 V selected in PSoC Designer		2.64 ^[23]	2.71	2.78	
V _{LVD2}	2.92 V selected in PSoC Designer		2.85 ^[24]	2.92	2.99	
V _{LVD3}	3.02 V selected in PSoC Designer		2.95 ^[25]	3.02	3.09	
V _{LVD4}	3.13 V selected in PSoC Designer		3.06	3.13	3.20	
V _{LVD5}	1.90 V selected in PSoC Designer		1.84	1.90	2.32	
V _{LVD6}	1.80 V selected in PSoC Designer		1.75 ^[26]	1.80	1.84	
V _{LVD7}	4.73 V selected in PSoC Designer		4.62	4.73	4.83	

DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 18. DC Programming Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V _{DDIWRITE}	Supply voltage for flash write operations	–	1.71	–	5.25	V
I _{DDP}	Supply current during programming or verify	–	–	5	25	mA
V _{ILP}	Input low voltage during programming or verify	See appropriate DC GPIO Specifications on page 15	–	–	V _{IL}	V
V _{IHP}	Input high voltage during programming or verify	See appropriate DC GPIO Specifications on page 15	V _{IH}	–	–	V
I _{ILP}	Input current when Applying V _{ILP} to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	–	–	0.2	mA
I _{IHP}	Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify	Driving internal pull-down resistor	–	–	1.5	mA
V _{OLP}	Output low voltage during programming or verify		–	–	V _{SS} + 0.75	V
V _{OHP}	Output high voltage during programming or verify	See appropriate DC GPIO Specifications on page 15 . For V _{DD} > 3V use V _{OH4} in Table 10 on page 15 .	V _{OH}	–	V _{DD}	V
Flash _{ENPB}	Flash write endurance	Erase/write cycles per block	50,000	–	–	–
Flash _{DR}	Flash data retention	Following maximum Flash write cycles; ambient temperature of 55 °C	20	–	–	Years

Notes

23. Always greater than 50 mV above V_{PPOR1} voltage for falling supply.
 24. Always greater than 50 mV above V_{PPOR2} voltage for falling supply.
 25. Always greater than 50 mV above V_{PPOR3} voltage for falling supply.
 26. Always greater than 50 mV above V_{PPOR0} voltage for falling supply.

DC I²C Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, 2.4 V to 3.0 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 1.71 V to 2.4 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 19. DC I²C Specifications^[27]

Symbol	Description	Conditions	Min	Typ	Max	Units
V _{ILI2C}	Input low level	$3.1\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	–	–	$0.25 \times V_{DD}$	V
		$2.5\text{ V} \leq V_{DD} \leq 3.0\text{ V}$	–	–	$0.3 \times V_{DD}$	V
		$1.71\text{ V} \leq V_{DD} \leq 2.4\text{ V}$	–	–	$0.3 \times V_{DD}$	V
V _{IHI2C}	Input high level	$1.71\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$0.65 \times V_{DD}$	–	–	V

Shield Driver DC Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 3.0 V to 5.5 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, 2.4 V to 3.0 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, or 1.71 V to 2.4 V and $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 20. Shield Driver DC Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V _{Ref}	Reference buffer output	$1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	0.942	–	1.106	V
V _{RefHi}	Reference buffer output	$1.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.104	–	1.296	V

DC IDAC Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 21. DC IDAC Specifications (8-bit IDAC)

Symbol	Description	Min	Typ	Max	Units	Notes
IDAC_DNL	Differential nonlinearity	–1	–	1	LSB	
IDAC_DNL	Integral nonlinearity	–2	–	2	LSB	
IDAC_Current	Range = 4x	138	–	169	μA	DAC setting = 127 dec
	Range = 8x	138	–	169	μA	DAC setting = 64 dec

Table 22. DC IDAC Specifications (7-bit IDAC)

Symbol	Description	Min	Typ	Max	Units	Notes
IDAC_DNL	Differential nonlinearity	–1	–	1	LSB	
IDAC_DNL	Integral nonlinearity	–2	–	2	LSB	
IDAC_Current	Range = 4x	137	–	168	μA	DAC setting = 127 dec
	Range = 8x	138	–	169	μA	DAC setting = 64 dec

Note

27. Pull-up resistors on I2C interface cannot be connected to a supply voltage that is more than 0.7 V higher than the CY8C20xx7/S/H/L power supply. See the CY8C20xx7 Silicon Errata document for more details.

AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 23. AC Chip-Level Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
F _{IMO24}	IMO frequency at 24 MHz Setting	–	22.8	24	25.2	MHz
F _{IMO12}	IMO frequency at 12 MHz setting	–	11.4	12	12.6	MHz
F _{IMO6}	IMO frequency at 6 MHz setting	–	5.7	6.0	6.3	MHz
F _{CPU}	CPU frequency	–	0.75	–	25.20	MHz
F _{32K1}	ILO frequency	–	15	32	50	kHz
F _{32K_U}	ILO untrimmed frequency	–	13	32	82	kHz
DC _{IMO}	Duty cycle of IMO	–	40	50	60	%
DC _{ILO}	ILO duty cycle	–	40	50	60	%
SR _{POWER_UP}	Power supply slew rate	V _{DD} slew rate during power-up	–	–	250	V/ms
t _{XRST}	External reset pulse width at power-up	After supply voltage is valid	1	–	–	ms
t _{XRST2}	External reset pulse width after power-up ^[28]	Applies after part has booted	10	–	–	μs
t _{JIT_IMO} ^[29]	6 MHz IMO cycle-to-cycle jitter (RMS)	–	–	0.7	6.7	ns
	6 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32	–	–	4.3	29.3	ns
	6 MHz IMO period jitter (RMS)	–	–	0.7	3.3	ns
	12 MHz IMO cycle-to-cycle jitter (RMS)	–	–	0.5	5.2	ns
	12 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32	–	–	2.3	5.6	ns
	12 MHz IMO period jitter (RMS)	–	–	0.4	2.6	ns
	24 MHz IMO cycle-to-cycle jitter (RMS)	–	–	1.0	8.7	ns
	24 MHz IMO long term N cycle-to-cycle jitter (RMS); N = 32	–	–	1.4	6.0	ns
	24 MHz IMO period jitter (RMS)	–	–	0.6	4.0	ns

Note

28. The minimum required XRES pulse length is longer when programming the device (see Table 27 on page 23).

29. See the Cypress Jitter Specifications application note, [Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054](#) for more information.


AC General Purpose I/O Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 24. AC GPIO Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
F_{GPIO}	GPIO operating frequency	Normal strong mode Port 0, 1	0	–	6 MHz for $1.71\text{ V} < V_{DD} < 2.40\text{ V}$ 12 MHz for $2.40\text{ V} < V_{DD} < 5.50\text{ V}$	MHz MHz
t_{RISE23}	Rise time, strong mode, Cload = 50 pF Ports 2 or 3	$V_{DD} = 3.0\text{ to }3.6\text{ V}$, 10% to 90%	15	–	80	ns
$t_{RISE23L}$	Rise time, strong mode low supply, Cload = 50 pF, Ports 2 or 3	$V_{DD} = 1.71\text{ to }3.0\text{ V}$, 10% to 90%	15	–	80	ns
t_{RISE01}	Rise time, strong mode, Cload = 50 pF Ports 0 or 1	$V_{DD} = 3.0\text{ to }3.6\text{ V}$, 10% to 90% LDO enabled or disabled	10	–	50	ns
$t_{RISE01L}$	Rise time, strong mode low supply, Cload = 50 pF, Ports 0 or 1	$V_{DD} = 1.71\text{ to }3.0\text{ V}$, 10% to 90% LDO enabled or disabled	10	–	80	ns
t_{FALL}	Fall time, strong mode, Cload = 50 pF all ports	$V_{DD} = 3.0\text{ to }3.6\text{ V}$, 10% to 90%	10	–	50	ns
t_{FALLL}	Fall time, strong mode low supply, Cload = 50 pF, all ports	$V_{DD} = 1.71\text{ to }3.0\text{ V}$, 10% to 90%	10	–	70	ns

Figure 9. GPIO Timing Diagram



AC Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 25. AC Low Power Comparator Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
t_{LPC}	Comparator response time, 50 mV overdrive	50 mV overdrive does not include offset voltage.	–	–	100	ns

AC External Clock Specifications


The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 26. AC External Clock Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
F_{OSCEXT}	Frequency (external oscillator frequency)	–	0.75	–	25.20	MHz
	High period	–	20.60	–	5300	ns
	Low period	–	20.60	–	–	ns
	Power-up IMO to switch	–	150	–	–	μs

AC Programming Specifications

Figure 10. AC Waveform



The following table lists the guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 27. AC Programming Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
t_{RSCLK}	Rise time of SCLK	—	1	—	20	ns
t_{FSCLK}	Fall time of SCLK	—	1	—	20	ns
t_{SSCLK}	Data setup time to falling edge of SCLK	—	40	—	—	ns
t_{HSCLK}	Data hold time from falling edge of SCLK	—	40	—	—	ns
F_{SCLK}	Frequency of SCLK	—	0	—	8	MHz
t_{ERASEB}	Flash erase time (block)	—	—	—	18	ms
t_{WRITE}	Flash block write time	—	—	—	25	ms
t_{DSCLK}	Data out delay from falling edge of SCLK	$3.6 < V_{DD}$	—	—	60	ns
t_{DSCLK3}	Data out delay from falling edge of SCLK	$3.0 \leq V_{DD} \leq 3.6$	—	—	85	ns
t_{DSCLK2}	Data out delay from falling edge of SCLK	$1.71 \leq V_{DD} \leq 3.0$	—	—	130	ns
t_{XRST3}	External reset pulse width after power-up	Required to enter programming mode when coming out of sleep	300	—	—	μ s
t_{XRES}	XRES pulse length	—	300	—	—	μ s
$t_{VDDWAIT}^{[30]}$	V_{DD} stable to wait-and-poll hold off	—	0.1	—	1	ms
$t_{VDDXRES}^{[30]}$	V_{DD} stable to XRES assertion delay	—	14.27	—	—	ms
t_{POLL}	SDAT high pulse time	—	0.01	—	200	ms
$t_{ACQ}^{[30]}$	"Key window" time after a V_{DD} ramp acquire event, based on 256 ILO clocks.	—	3.20	—	19.60	ms
$t_{XRESINI}^{[30]}$	"Key window" time after an XRES event, based on 8 ILO clocks	—	98	—	615	μ s

Note

30. Valid from 5 to 50 °C. See the spec, [CY8C20X66](#), [CY8C20X46](#), [CY8C20X36](#), [CY7C643XX](#), [CY7C604XX](#), [CY8CTST2XX](#), [CY8CTMG2XX](#), [CY8C20X67](#), [CY8C20X47](#), [CY8C20X37](#), [Programming Spec](#) for more details.


AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the entire voltage and temperature ranges.

Table 28. AC Characteristics of the I²C SDA and SCL Pins

Symbol	Description	Standard Mode		Fast Mode		Units
		Min	Max	Min	Max	
f_{SCL}	SCL clock frequency	0	100	0	400	kHz
$t_{HD;STA}$	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	—	0.6	—	μ s
t_{LOW}	LOW period of the SCL clock	4.7	—	1.3	—	μ s
t_{HIGH}	HIGH Period of the SCL clock	4.0	—	0.6	—	μ s
$t_{SU;STA}$	Setup time for a repeated START condition	4.7	—	0.6	—	μ s
$t_{HD;DAT}^{[31]}$	Data hold time	20	3.45	20	0.90	μ s
$t_{SU;DAT}$	Data setup time	250	—	100 ^[32]	—	ns
$t_{SU;STO}$	Setup time for STOP condition	4.0	—	0.6	—	μ s
t_{BUF}	Bus free time between a STOP and START condition	4.7	—	1.3	—	μ s
t_{SP}	Pulse width of spikes are suppressed by the input filter	—	—	0	50	ns

Figure 11. Definition for Timing for Fast/Standard Mode on the I²C Bus



Notes

31. To wake up from sleep using I2C hardware address match event, I2C interface needs 20 ns hold time on SDA line with respect to falling edge of SCL. See the CY8C20xx7 Silicon Errata document for more details.
32. A Fast-Mode I²C-bus device can be used in a standard mode I²C-bus system, but the requirement $t_{SU;DAT} \geq 250$ ns must then be met. This automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the Standard-Mode I²C-bus specification) before the SCL line is released.

Table 29. SPI Master AC Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
F_{SCLK}	SCLK clock frequency	$V_{DD} \geq 2.4\text{ V}$ $V_{DD} < 2.4\text{ V}$	— —	— —	6 3	MHz MHz
DC	SCLK duty cycle	—	—	50	—	%
t_{SETUP}	MISO to SCLK setup time	$V_{DD} \geq 2.4\text{ V}$ $V_{DD} < 2.4\text{ V}$	60 100	— —	— —	ns ns
t_{HOLD}	SCLK to MISO hold time	—	40	—	—	ns
t_{OUT_VAL}	SCLK to MOSI valid time	—	—	—	40	ns
t_{OUT_H}	MOSI high time	—	40	—	—	ns





Figure 12. SPI Master Mode 0 and 2
SPI Master, modes 0 and 2

Figure 13. SPI Master Mode 1 and 3
SPI Master, modes 1 and 3


Table 30. SPI Slave AC Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
F_{SCLK}	SCLK clock frequency	—	—	—	4	MHz
t_{LOW}	SCLK low time	—	42	—	—	ns
t_{HIGH}	SCLK high time	—	42	—	—	ns
t_{SETUP}	MOSI to SCLK setup time	—	30	—	—	ns
t_{HOLD}	SCLK to MOSI hold time	—	50	—	—	ns
t_{SS_MISO}	SS high to MISO valid	—	—	—	153	ns
t_{SCLK_MISO}	SCLK to MISO valid	—	—	—	125	ns
t_{SS_HIGH}	SS high time	—	50	—	—	ns
t_{SS_CLK}	Time from SS low to first SCLK	—	$2/SCLK$	—	—	ns
t_{CLK_SS}	Time from last SCLK to SS high	—	$2/SCLK$	—	—	ns

Figure 14. SPI Slave Mode 0 and 2
SPI Slave, modes 0 and 2

Figure 15. SPI Slave Mode 1 and 3
SPI Slave, modes 1 and 3


Packaging Information

This section illustrates the packaging specifications for the CY8C20x37/47/67 PSoC device, along with the thermal impedances for each package.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <http://www.cypress.com/design/MR10161>.

Figure 16. 16-pin (150 Mil) SOIC






Figure 17. 16-pin QFN No Center Pad (3 x 3 x 0.6 mm) Package Outline (Sawn)



NOTES:


- JEDEC # MQ-220
- Package Weight: 0.014g
- DIMENSIONS IN MM, MIN MAX

001-09116 *F

Figure 18. 24-Pin (4 × 4 × 0.6 mm) QFN

NOTES :


1.  HATCH IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC # MO-248
3. UNIT PACKAGE WEIGHT : See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web
4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 *D

Figure 19. 32-Pin (5 × 5 × 0.6 mm) QFN

NOTES:

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. BASED ON REF JEDEC # MO-248
3. PACKAGE WEIGHT: 0.0388g
4. DIMENSIONS ARE IN MILLIMETERS

001-42168 *D

Figure 20. 48-Pin (6 × 6 × 0.6 mm) QFN

NOTES:

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. REFERENCE JEDEC # MO-248
3. PACKAGE WEIGHT: 68 ±2 mg
4. ALL DIMENSIONS ARE IN MILLIMETERS

001-57280 *C

Important Notes

- For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.
- Pinned vias for thermal conduction are not required for the low power PSoC device.

Thermal Impedances

Table 31. Thermal Impedances per Package

Package	Typical θ_{JA} ^[33]
16-Pin SOIC	95 °C/W
16-Pin QFN	33 °C/W
24-Pin QFN ^[34]	21 °C/W
32-Pin QFN ^[34]	20 °C/W
48-Pin QFN ^[34]	18 °C/W
30-Ball WLCSP	54 °C/W

Capacitance on Crystal Pins

Table 32. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
32-Pin QFN	3.2 pF
48-Pin QFN	3.3 pF

Solder Reflow Peak Temperature

Table 33 shows the solder reflow temperature limits that must not be exceeded.

Table 33. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature (T_C)	Maximum Time above $T_C - 5\text{ °C}$
16-pin SOIC	260 °C	30 seconds
16-pin QFN	260 °C	30 seconds
24-pin QFN	260 °C	30 seconds
32-pin QFN	260 °C	30 seconds
48-pin QFN	260 °C	30 seconds
30-ball WLCSP	260 °C	30 seconds

Notes

33. $T_J = T_A + \text{Power} \times \theta_{JA}$.

34. To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.

Development Tool Selection

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows XP and Windows Vista.

This system provides design database management by project, in-system programming support, and built-in support for third-party assemblers and C compilers. PSoC Designer also supports C language compilers developed specifically for the devices in the PSoC family. PSoC Designer is available free of charge at <http://www.cypress.com/psocdesigner> and includes a free C compiler.

PSoC Designer Software Subsystems

You choose a base device to work with and then select different onboard analog and digital components called user modules that use the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters. You configure the user modules for your chosen application and connect them to each other and to the proper pins. Then you generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows for changing configurations at run time. Code Generation Tools PSoC Designer supports multiple third-party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

Assemblers. The assemblers allow assembly code to be merged seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all the features of C tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

PSoC Programmer

PSoC Programmer is flexible enough and is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either as a standalone programming application or operates directly from PSoC Designer. PSoC Programmer software is compatible with both PSoC ICE Cube in-circuit Emulator and PSoC MiniProg. PSoC programmer is available free of cost at <http://www.cypress.com/psocprogrammer>.

Development Kits

All development kits are sold at the [Cypress Online Store](#).

Evaluation Tools

All evaluation tools are sold at the [Cypress Online Store](#).

CY3210-MiniProg1

The **CY3210-MiniProg1 kit** allows you to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC through a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-pin CY8C29466-24PXI PDIP PSoC device sample
- 28-pin CY8C27443-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

CY3210-PSoCEval1

The **CY3210-PSoCEval1 kit** features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of bread-boarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- Two 28-pin CY8C29466-24PXI PDIP PSoC device samples
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

Device Programmers

All device programmers are purchased from the [Cypress Online Store](#).

CY3216 Modular Programmer

The **CY3216 Modular Programmer kit** features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular programmer base
- Three programming module cards
- MiniProg programming unit
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

CY3207ISSP In-System Serial Programmer (ISSP)

The **CY3207ISSP** is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 programmer unit
- PSoC ISSP software CD
- 110 ~ 240 V power supply, Euro-Plug adapter
- USB 2.0 cable

Accessories (Emulation and Programming)
Table 34. Emulation and Programming Accessories

Part Number	Pin Package	Flex-Pod Kit ^[35]	Foot Kit ^[36]	Adapter ^[37]
CY8C20237-24LKXI	16 QFN	CY3250-20246QFN	CY3250-20246QFN-POD	See note 34
CY8C20247-24LKXI	16 QFN	CY3250-20246QFN	CY3250-20246QFN-POD	See note 37
CY8C20337-24LQXI	24 QFN	CY3250-20346QFN	CY3250-20346QFN-POD	See note 34
CY8C20347-24LQXI	24 QFN	CY3250-20346QFN	CY3250-20346QFN-POD	See note 37
CY8C20437-24LQXI	32 QFN	CY3250-20466QFN	CY3250-20466QFN-POD	See note 34
CY8C20447-24LQXI	32 QFN	CY3250-20466QFN	CY3250-20466QFN-POD	See note 37
CY8C20467-24LQXI	32 QFN	CY3250-20466QFN	CY3250-20466QFN-POD	See note 37
CY8C20637-24LQXI	48 QFN	CY3250-20666QFN	CY3250-20666QFN-POD	See note 37
CY8C20647-24LQXI	48 QFN	CY3250-20666QFN	CY3250-20666QFN-POD	See note 37
CY8C20667-24LQXI	48 QFN	CY3250-20666QFN	CY3250-20666QFN-POD	See note 37

Third Party Tools

Several tools have been specially designed by the following third-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at <http://www.cypress.com> under Documentation > Evaluation Boards.

Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, see the Application Note [Debugging - Build a PSoC Emulator into Your Board – AN2323](#).

Notes

35. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.

36. Foot kit includes surface mount feet that can be soldered to the target PCB.

37. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at <http://www.emulation.com>.

Ordering Information

The following table lists the CY8C20x37/47/67/S PSoC devices' key package features and ordering codes.

Table 35. PSoC Device Key Features and Ordering Information

Ordering Code	Package	Flash (Bytes)	SRAM (Bytes)	CapSense Sensors	Digital I/O Pins	Analog Inputs ^[38]	XRES Pin	ADC
CY8C20237-24SXI	16-pin SOIC	8 K	1 K	12	13	13	Yes	Yes
CY8C20247-24SXI	16-pin SOIC	16 K	2 K	12	13	13	Yes	Yes
CY8C20247S-24SXI	16-pin SOIC	16 K	2 K	12	13	13	Yes	Yes
CY8C20237-24LKXI	16-pin QFN	8 K	1 K	12	13	13	Yes	Yes
CY8C20237-24LKXIT	16-pin QFN (Tape and Reel)	8 K	1 K	12	13	13	Yes	Yes
CY8C20247-24LKXI	16-pin QFN	16 K	2 K	12	13	13	Yes	Yes
CY8C20247-24LKXIT	16-pin QFN (Tape and Reel)	16 K	2 K	12	13	13	Yes	Yes
CY8C20247S-24LKXI	16-pin QFN	16 K	2 K	12	13	13	Yes	Yes
CY8C20247S-24LKXIT	16-pin QFN (Tape and Reel)	16 K	2 K	12	13	13	Yes	Yes
CY8C20337-24LQXI	24-pin QFN	8 K	1 K	18	19	19	Yes	Yes
CY8C20337-24LQXIT	24-pin QFN (Tape and Reel)	8 K	1 K	18	19	19	Yes	Yes
CY8C20347-24LQXI	24-pin QFN	16 K	2 K	18	19	19	Yes	Yes
CY8C20347-24LQXIT	24-pin QFN (Tape and Reel)	16 K	2 K	18	19	19	Yes	Yes
CY8C20347S-24LQXI	24-pin QFN	16 K	2 K	18	19	19	Yes	Yes
CY8C20347S-24LQXIT	24-pin QFN (Tape and Reel)	16 K	2 K	18	19	19	Yes	Yes
CY8C20437-24LQXI	32-pin QFN	8 K	1 K	27	28	28	Yes	Yes
CY8C20437-24LQXIT	32-pin QFN (Tape and Reel)	8 K	1 K	27	28	28	Yes	Yes
CY8C20447-24LQXI	32-pin QFN	16 K	2 K	27	28	28	Yes	Yes
CY8C20447-24LQXIT	32-pin QFN (Tape and Reel)	16 K	2 K	27	28	28	Yes	Yes
CY8C20447S-24LQXI	32-pin QFN	16 K	2 K	27	28	28	Yes	Yes
CY8C20447S-24LQXIT	32-pin QFN (Tape and Reel)	16 K	2 K	27	28	28	Yes	Yes
CY8C20467-24LQXI	32-pin QFN	32 K	2 K	27	28	28	Yes	Yes
CY8C20467-24LQXIT	32-pin QFN (Tape and Reel)	32 K	2 K	27	28	28	Yes	Yes
CY8C20467S-24LQXI	32-pin QFN	32 K	2 K	27	28	28	Yes	Yes
CY8C20467S-24LQXIT	32-pin QFN (Tape and Reel)	32 K	2 K	27	28	28	Yes	Yes
CY8C20637-24LQXI	48-pin QFN	8 K	1 K	31	32	32	Yes	Yes
CY8C20637-24LQXIT	48-pin QFN (Tape and Reel)	8 K	1 K	31	32	32	Yes	Yes
CY8C20647-24LQXI	48-pin QFN	16 K	2 K	31	32	32	Yes	Yes
CY8C20647-24LQXIT	48-pin QFN (Tape and Reel)	16 K	2 K	31	32	32	Yes	Yes
CY8C20647S-24LQXI	48-pin QFN	16 K	2 K	31	32	32	Yes	Yes
CY8C20647S-24LQXIT	48-pin QFN (Tape and Reel)	16 K	2 K	31	32	32	Yes	Yes
CY8C20667-24LQXI	48-pin QFN	32 K	2 K	31	32	32	Yes	Yes
CY8C20667-24LQXIT	48-pin QFN (Tape and Reel)	32 K	2 K	31	32	32	Yes	Yes

Note

³⁸. Dual-function Digital I/O Pins also connect to the common analog mux.

Table 35. PSoC Device Key Features and Ordering Information *(continued)*

Ordering Code	Package	Flash (Bytes)	SRAM (Bytes)	CapSense Sensors	Digital I/O Pins	Analog Inputs ^[38]	XRES Pin	ADC
CY8C20667S-24LQXI	48-pin QFN	32 K	2 K	31	32	32	Yes	Yes
CY8C20667S-24LQXIT	48-pin QFN (Tape and Reel)	32 K	2 K	31	32	32	Yes	Yes
CY8C20747-24FDXC	30-pin WLCSP	16 K	1 K	26	27	27	Yes	Yes
CY8C20747-24FDXCT	30-pin WLCSP (Tape and Reel)	16 K	1 K	26	27	27	Yes	Yes
CY8C20767-24FDXC	30-pin WLCSP	32 K	2 K	26	27	27	Yes	Yes
CY8C20767-24FDXCT	30-pin WLCSP (Tape and Reel)	32 K	2 K	26	27	27	Yes	Yes

Ordering Code Definitions

CY 8 C 20 XX7 X-24 XX X X (T)

Tape and reel

Temperature range: X = C or I
 C = Commercial; I = Industrial

Pb-free

Package Types: XX = S, LK, LQ, or FD

S = 16-pin SOIC

LK = 16-pin QFN (no center pad)

LQ = 24-pin QFN, 32-pin QFN, 48-pin QFN

FD = 30-ball WLCSP

Speed grade = 24 MHz

S = SmartSense™ Auto-tuning Enabled

Part Number

Family Code

Technology Code: C = CMOS

Marketing Code: 8 = PSoC

Company ID: CY = Cypress

Acronyms

The following table lists the acronyms that are used in this document.

Table 36. Acronyms Used in this Document

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CMOS	complementary metal oxide semiconductor
CPU	central processing unit
DAC	digital-to-analog converter
DC	direct current
ESD	electrostatic discharge
FSR	full scale range
GPIO	general purpose input/output
I ² C	inter-integrated circuit
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
I/O	input/output
ISSP	in-system serial programming
LCD	liquid crystal display
LDO	low dropout (regulator)
LED	light-emitting diode
LPC	low power comparator
LSB	least-significant bit
LVD	low voltage detect
MCU	micro-controller unit
MIPS	million instructions per second
MISO	master in slave out
MOSI	master out slave in
MSB	most-significant bit
OCD	on-chip debug
PCB	printed circuit board
POR	power on reset
PSRR	power supply rejection ratio
PWRSYS	power system
PSoC	programmable system-on-chip
QFN	quad flat no-lead
SCLK	serial I ² C clock
SDA	serial I ² C data
SDATA	serial ISSP data
SOIC	small outline integrated circuit
SPI	serial peripheral interface
SRAM	static random access memory
SS	slave select
USB	universal serial bus
WLCSP	wafer level chip scale package

Reference Documents

- *Technical reference manual for CY20xx7 devices*
- *In-system Serial Programming (ISSP) protocol for 20xx7*
- *Host Sourced Serial Programming for 20xx7 devices*

Document Conventions

Units of Measure

Table 37 lists all the abbreviations used to measure the PSoC devices.

Table 37. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
dB	decibel
kHz	kilohertz
ksps	kilo samples per second
kΩ	kilohm
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
nA	nanoampere
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

Glossary

Crosspoint connection	Connection between any GPIO combination via analog multiplexer bus.
Differential non linearity	Ideally, any two adjacent digital codes correspond to output analog voltages that are exactly one LSB apart. Differential non-linearity is a measure of the worst case deviation from the ideal 1 LSB step.
Hold time	Hold time is the time following a clock event during which the data input to a latch or flip-flop must remain stable in order to guarantee that the latched data is correct.
I ² C	It is a serial multi-master bus used to connect low speed peripherals to MCU.
Integral nonlinearity	It is a term describing the maximum deviation between the ideal output of a DAC/ADC and the actual output level.
Latch-up current	Current at which the latch-up test is conducted according to JESD78 standard (at 125 degree Celsius)
Power supply rejection ratio (PSRR)	The PSRR is defined as the ratio of the change in supply voltage to the corresponding change in output voltage of the device.
Scan	The conversion of all sensor capacitances to digital values.
Setup time	Period required to prepare a device, machine, process, or system for it to be ready to function.
Signal-to-noise ratio	The ratio between a capacitive finger signal and system noise.
SPI	Serial peripheral interface is a synchronous serial data link standard.

Document History Page

Document Title: CY8C20x37/37S/47/47S/67/67S, 1.8 V CapSense® Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders Document Number: 001-69257				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	3276782	DST	06/27/2011	New silicon and document
*A	3327230	DST	07/28/2011	Changed 48-pin dimensions to 6 × 6 × 0.6 mm QFN Updated pins name in Table 3 on page 9 and removed USB column and updated dimensions for 48-pin parts in Table 35 on page 33 Updated Figure 20 on page 29 Removed ICE and Debugger sections. Removed CY3215 Development Kit and CY3280-20x66 UCC sections. Updated Ordering Information .
*B	3403111	YVA	10/12/2011	Moved status from Advance to Preliminary. Updated Ordering Information Removed the row named "48-Pin (6 × 6 mm) QFN (OCD)". Changed all 48-pin ordering code column from CY8C20XXX-24LTxx to CY8C20XXX-24LQxx. Updated 16-pin SOIC and 16-pin QFN package drawings.
*C	3473317	DST	12/23/2011	Updated Features . Updated Pinouts (Removed PSoC in captions of Figure 2 , Figure 3 , Figure 4 , Figure 6 , and Figure 7). Updated DC Chip-Level Specifications under Electrical Specifications (Updated typical value of I _{DD24} parameter from 3.32 mA to 2.88 mA, updated typical value of I _{DD12} parameter from 1.86 mA to 1.71 mA, updated typical value of I _{DD6} parameter from 1.13 mA to 1.16 mA, updated maximum value of I _{SB0} parameter from 0.50 µA to 1.1 µA, added I _{SB12C} parameter and its details). Updated DC GPIO Specifications under Electrical Specifications (Added the parameters namely V _{ILLVT3.3} , V _{IHLVT3.3} , V _{ILLVT5.5} , V _{IHLVT5.5} and their details in Table 10 , added the parameters namely V _{ILLVT2.5} , V _{IHLVT2.5} and their details in Table 11). Added the following sections namely DC I2C Specifications , Shield Driver DC Specifications , and DC IDAC Specifications under Electrical Specifications . Updated AC Chip-Level Specifications (Added the parameter namely t _{JIT_IMO} and its details). Updated Ordering Information (updated Table 35).
*D	3510277	YVA/DST	02/16/2012	Added CY8C20x37/37S/47/47S/67/67S part numbers and changed title to "1.8 V CapSense® Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders" Updated Features . Modified comparator blocks in Logic Block Diagram . Replaced SmartSense with SmartSense auto-tuning. Added CY8C20xx7S part numbers in Pin Definitions. Added footnote for Table 19 . Updated Table 20 and Table 21 and added Table 22 . Updated F _{32K1} min value. Updated data hold time min values. Updated CY8C206x7 part information in Table 34 . Updated Ordering Information .
*E	3539259	DST	03/01/2012	Changed Datasheet status from Preliminary to Final. Updated all Pinouts to include Driven Shield Output (optional) information. Updated Min value for V _{LPC} Table 14 . Updated Offset and Input range in Table 15 .

Document History Page

Document Title: CY8C20x37/37S/47/47S/67/67S, 1.8 V CapSense® Controller with SmartSense™ Auto-tuning 31 Buttons, 6 Sliders Document Number: 001-69257				
*F	3645807	DST/BVI	07/03/2012	Updated F _{SCLK} parameter in the Table 30, "SPI Slave AC Specifications," on page 26 Changed t _{OUT_HIGH} to t _{OUT_H} in Table 29, "SPI Master AC Specifications," on page 25 Updated Features section, "Programmable pin configurations" bullet: ■ Included the following sub-bullet point - 5 mA source current on port 0 and 1 and 1 mA on port 2,3 and 4 ■ Changed the bullet point "High sink current of 25 mA for each GPIO" to "High sink current of 25 mA for each GPIO. Total 120 mA maximum sink current per chip" ■ Added "QuietZone™ Controller" bullet and updated "Low power CapSense® block with SmartSense™ auto-tuning" bullet. Updated package diagrams 001-13937 to *D and 001-57280 to *C revisions.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions
PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2011-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.