

# CY62157ESL MoBL<sup>®</sup>

# 8-Mbit (512K × 16) Static RAM

#### Features

- Very high speed: 45 ns
- Wide voltage range: 2.2 V to 3.6 V and 4.5 V to 5.5 V
- Ultra low standby power
   Typical Standby current: 2 μA
   Maximum Standby current: 8 μA
- Ultra low active power
   Typical active current: 1.8 mA at f = 1 MHz
- **Easy** memory expansion with  $\overline{CE}$  and  $\overline{OE}$  features
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in Pb-free 44-pin thin small outline package (TSOP) II package

#### **Functional Description**

The CY62157ESL is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL<sup>®</sup>) in portable applications. The device also has an automatic power down feature that significantly reduces power consumption when

addresses are not toggling. Place the device into standby mode when deselected (CE HIGH or both BHE and BLE are HIGH). The input or output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), both the Byte High Enable and the Byte Low Enable are disabled (BHE, BLE HIGH), or during an active write operation (CE LOW and WE LOW).


To write to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

To read from the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.

The CY62157ESL device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.

#### Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 001-43141 Rev. \*J 198 Champion Court

San Jose, CA 95134-1709



## Contents

Pin Configurations	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagram	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	17
PSoC® Solutions	17
Cypress Developer Community	
Technical Support	17





## **Pin Configurations**

Figure 1. 44-pin TSOP II pinout (Top View)

A <sub>4</sub> 🗖 1	44 🗖 A <sub>5</sub>
A <sub>3</sub> 🗖 2	43 🗖 A <sub>6</sub>
A <sub>2</sub> 🗖 3	42 🗖 A <sub>7</sub>
A <sub>1</sub> 🗖 4	41 🗖 OE
$A_0 \sqsubseteq 5$	40 🗆 BHE
CE C 6	39 🗆 BLE
I/O <sub>0</sub>	38 🗖 I/O <sub>15</sub>
I/O <sub>1</sub>	37 🗍 I/O <sub>14</sub>
I/O <sub>2</sub>	36 🗍 I/O <sub>13</sub>
I/O <sub>3</sub>	35 🗍 I/O <sub>12</sub>
V <sub>CC</sub> □11	34 🗆 V <sub>SS</sub>
V <sub>SS</sub> □12	33 🗖 V <sub>CC</sub>
I/O <sub>4</sub>	32 🔲 I/O <sub>11</sub>
I/O <sub>5</sub> 14	31 🗖 I/O <sub>10</sub>
I/O <sub>6</sub> 15	30 🗖 I/O <sub>9</sub>
I/O <sub>7</sub>	29 🛛 I/O <sub>8</sub>
WE 🗆 17	28 🗖 A <sub>8</sub>
A <sub>18</sub> □ 18	27 🗖 A <sub>9</sub>
A <sub>17</sub> □ 19	26 🛛 A <sub>10</sub>
A <sub>16</sub> □ 20	25 🛛 A <sub>11</sub>
$A_{15} \square 21$	$24 \square A_{12}$
A <sub>14</sub> <u></u> 22	23 🗆 A <sub>13</sub>

#### **Product Portfolio**

						Power Di	ssipation		
Product	Range	V <sub>CC</sub> Range (V) <sup>[1]</sup>	Speed Operating I <sub>CC</sub> , (mA)		Standby I (u/				
Floudet	Range	ACC Irginge (A)	(ns)	f = 1MHz f = f <sub>max</sub>		– Standby, I <sub>SB2</sub> (μA)			
				<b>Typ</b> <sup>[2]</sup>	Max	Тур <sup>[2]</sup>	Max	Тур <sup>[2]</sup>	Max
CY62157ESL	Industrial	2.2 V-3.6 V and 4.5 V-5.5 V	45	1.8	3	18	25	2	8

Notes

Datasheet specifications are not guaranteed for V<sub>CC</sub> in the range of 3.6 V to 4.5 V.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V, and V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.



# CY62157ESL MoBL<sup>®</sup>

### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature	–65 °C to +150 °C
Ambient Temperature with Power Applied	–55 °C to +125 °C
Supply Voltage to Ground Potential	–0.5 V to 6.0 V
DC Voltage Applied to Outputs in High Z State <sup>[3, 4]</sup>	
In High Z State $[0, 4]$	–0.5 V to 6.0 V
DC Input Voltage <sup>[3, 4]</sup>	–0.5 V to 6.0 V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	
(MIL-STD-883, Method 3015)	>2001 V
Latch up Current	>200 mA

# **Operating Range**

Device	Range	Ambient Temperature	<b>V<sub>CC</sub></b> <sup>[5]</sup>
CY62157ESL	Industrial	–40 °C to +85 °C	2.2 V–3.6 V, and 4.5 V–5.5 V

# **Electrical Characteristics**

Over the Operating Range

Parameter	Description	ription Test Conditions		45 ns		Unit
Farameter	Description	Test conditions	Min	Тур <sup>[6]</sup>	Max	Unit
V <sub>OH</sub>	Output high voltage	$2.2 \le V_{CC} \le 2.7$ $I_{OH} = -0.1 \text{ mA}$	2.0	-	-	V
		$2.7 \le V_{CC} \le 3.6$ $I_{OH} = -1.0 \text{ mA}$	2.4	-	-	
		$4.5 \le V_{CC} \le 5.5$ $I_{OH} = -1.0 \text{ mA}$	2.4	-	-	
		$4.5 \le V_{CC} \le 5.5$ $I_{OH} = -0.1 \text{ mA}$	-	-	3.4 <sup>[7]</sup>	
V <sub>OL</sub>	Output low voltage	$2.2 \le V_{CC} \le 2.7$ $I_{OL} = 0.1 \text{ mA}$	-	-	0.4	V
		$2.7 \le V_{CC} \le 3.6$ $I_{OL} = 2.1 \text{ mA}$	-	-	0.4	
		$4.5 \le V_{CC} \le 5.5$ $I_{OL} = 2.1 \text{ mA}$	_	-	0.4	
V <sub>IH</sub>	Input high voltage	$2.2 \le V_{CC} \le 2.7$	1.8	-	V <sub>CC</sub> + 0.3	V
		$2.7 \le V_{CC} \le 3.6$	2.2	-	V <sub>CC</sub> + 0.3	
		$4.5 \le V_{CC} \le 5.5$	2.2	-	V <sub>CC</sub> + 0.5	
V <sub>IL</sub>	Input low voltage	$2.2 \le V_{CC} \le 2.7$	-0.3	-	0.6	V
		$2.7 \le V_{CC} \le 3.6$	-0.3	_	0.8	
		$4.5 \le V_{CC} \le 5.5$	-0.5	_	0.8	
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$	-1	_	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}$ , Output Disabled	-1	-	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$ $V_{CC} = V_{CCmax}$	_	18	25	mA
		f = 1 MHz I <sub>OUT</sub> = 0 mA, CMOS levels	_	1.8	3	
I <sub>SB1</sub> <sup>[8]</sup>	Automatic CE power down	$\overline{CE} \ge V_{CC} - 0.2 \text{ V},$	_	2	8	μA
	current – CMOS inputs	$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},$				
		f = f <sub>max</sub> (address and data only),				
		$f = 0$ ( $\overline{OE}$ , $\overline{BHE}$ , $\overline{BLE}$ and $\overline{WE}$ ),				
. [8]		V <sub>CC</sub> = V <sub>CC(max)</sub>		-		
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE power down	$\overline{CE} \ge V_{CC} - 0.2 \text{ V},$	-	2	8	μA
	current – CMOS inputs	$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},$				
		$f = 0, V_{CC} = V_{CC(max)}$				

Notes

3.  $V_{IL}$  (min) = -2.0 V for pulse durations less than 20 ns.

V<sub>IL</sub> (min) = -2.0 V for pulse durations less than 20 ns.
 V<sub>H</sub> (max) = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
 Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V, and V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.
 Please note that the maximum V<sub>OH</sub> limit does not exceed minimum CMOS V<sub>IH</sub> of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.
 Chip enable (CE) needs to be tied to CMOS levels to meet the I<sub>SB1</sub>/I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

Document Number: 001-43141 Rev. \*J




# Capacitance


Parameter <sup>[9]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

#### **Thermal Resistance**

Parameter <sup>[9]</sup>	Description	Test Conditions	TSOP II	Unit
$\theta_{JA}$	Thermal resistance (junction to ambient)	Still Air, soldered on a $3 \times 4.5$ inch, four-layer printed circuit board	57.92	°C/W
θ <sub>JC</sub>	Thermal resistance (junction to case)		17.44	°C/W

## **AC Test Loads and Waveforms**





Parameters	2.5 V	3.0 V	5.0 V	Unit
R1	16667	1103	1800	Ω
R2	15385	1554	990	Ω
R <sub>TH</sub>	8000	645	639	Ω
V <sub>TH</sub>	1.20	1.75	1.77	V

#### Note

9. Tested initially and after any design or process changes that may affect these parameters.




## **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions		Min	<b>Typ</b> <sup>[10]</sup>	Max	Unit
V <sub>DR</sub>	$V_{CC}$ for data retention			1.5	-	-	V
I <sub>CCDR</sub> <sup>[10]</sup>	Data retention current	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$	V <sub>CC</sub> = 1.5 V	-	2	5	μΑ
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V}$	V <sub>CC</sub> = 2.0 V	-	2	8	
t <sub>CDR</sub> <sup>[12]</sup>	Chip deselect to data retention time			0	-	_	ns
t <sub>R</sub> <sup>[13]</sup>	Operation recovery time			45	-	-	ns

#### **Data Retention Waveform**

#### Figure 3. Data Retention Waveform



- 10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = 3 \text{ V}$ , and  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ °C}$ . 11. Chip enable (CE) needs to be tied to CMOS levels to meet the  $I_{BB1}/I_{BB2} / I_{CCDR}$  spec. Other inputs can be left floating. 12. Tested initially and after any design or process changes that may affect these parameters. 13. <u>Full device</u> operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \ \mu s$  or stable at  $V_{CC(min)} \ge 100 \ \mu s$ . 14. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



### Switching Characteristics

Over the Operating Range

Parameter [15, 16]	Description	45	Unit	
Parameter [10, 10]	Description	Min	Max	Unit
Read Cycle				
t <sub>RC</sub>	Read cycle time	45	-	ns
t <sub>AA</sub>	Address to data valid	-	45	ns
t <sub>OHA</sub>	Data hold from address change	10	-	ns
t <sub>ACE</sub>	CE LOW to data valid	-	45	ns
t <sub>DOE</sub>	OE LOW to data valid	-	22	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[17]</sup>	5	-	ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[17, 18]</sup>	-	18	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[17]</sup>	10	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[17, 18]</sup>	_	18	ns
t <sub>PU</sub>	CE LOW to power up	0	_	ns
t <sub>PD</sub>	CE HIGH to power down	-	45	ns
t <sub>DBE</sub>	BLE/BHE LOW to data valid	-	45	ns
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[17, 19]</sup>	5	_	ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z <sup>[17, 18]</sup>	-	18	ns
Write Cycle <sup>[20, 21</sup>	]			
t <sub>WC</sub>	Write cycle time	45	-	ns
t <sub>SCE</sub>	CE LOW to write end	35	-	ns
t <sub>AW</sub>	Address setup to write end	35	-	ns
t <sub>HA</sub>	Address hold from write end	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	ns
t <sub>PWE</sub>	WE pulse width	35	-	ns
t <sub>BW</sub>	BLE/BHE LOW to write end	35	-	ns
t <sub>SD</sub>	Data setup to write end	25	-	ns
t <sub>HD</sub>	Data hold from write end	0	-	ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[17, 18]</sup>	-	18	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[17]</sup>	10	_	ns

Notes

applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
16. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified IOL/IOH as shown in the Figure 2 on page 5.
17. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> for any device.
18. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.
19. If both byte enables are toggled together, this value is 10 ns.
20. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
21. The minimum write cycle pulse width for Write Cycle No. 4 (WE Controlled, OE LOW) should be equal to the sum of tsp and tHzwe.

<sup>15.</sup> In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.



#### **Switching Waveforms**





Figure 5. Read Cycle No. 2 (OE Controlled) <sup>[23, 24]</sup>



- 22. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ . 23.  $\overline{WE}$  is HIGH for read cycle.
- 24. Address valid before or similar to CE, BHE, BLE transition LOW.





#### Switching Waveforms (continued)






Figure 6. Write Cycle No. 1 (WE Controlled) <sup>[25, 26]</sup>





<sup>25.</sup> The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write. 26. If CE goes HIGH simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state. 27. During this period, the I/Os are in output state. Do not apply input signals.



#### Switching Waveforms (continued)





Figure 8. Write Cycle No. 3 (BHE/BLE Controlled) <sup>[28, 29]</sup>

Figure 9. Write Cycle No. 4 (WE Controlled,  $\overline{\text{OE}}$  LOW) [28, 29, 31]



- **Notes** 28. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write. 29. If CE goes HIGH simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state. 30. During this period, the I/Os are in output state. Do not apply input signals. 31. The minimum write cycle pulse width should be equal to the sum of tsD and tHZWE.



#### **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
X <sup>[32]</sup>	Х	Х	Н	Н	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

Note


32. The 'X' (Don't care) state for the Chip enable in the truth table refers to the logic state (either HIGH or LOW). Intermediate voltage levels on this pin is not permitted.



# **Ordering Information**

	eed 1s)	Ordering Code	Package Diagram	Package Type	Operating Range
4	45	CY62157ESL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	Industrial


#### **Ordering Code Definitions**





## Package Diagram

Figure 10. 44-pin TSOP II Package Outline, 51-85087





## Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
WE	Write Enable

## **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure			
°C	degrees Celsius			
MHz	megahertz			
μA	microampere			
mA	milliampere			
ns	nanosecond			
Ω	ohm			
pF	picofarad			
V	volt			
W	watt			





# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	1875228	VKN / AESA	01/02/2008	New data sheet.
*A	2943752	VKN	06/03/2010	Added Contents. Updated Electrical Characteristics: Added Note 8 and referred the same note in I <sub>SB2</sub> parameter. Updated Truth Table: Added Note 32 and referred the same note in CE column. Updated Package Diagram: spec 51-85087 – Changed revision from *A to *C. Added Acronyms. Updated to new template.
*В	3109266	PRAS	12/13/2010	Changed Table Footnotes to Footnotes. Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions. Completing Sunset Review.
*C	3295175	RAME	06/29/2011	Updated Functional Description: Updated description (Removed "For best practice recommendations, refute to the Cypress application note AN1064, SRAM System Guidelines."). Updated Electrical Characteristics: Updated Note 8 (Added I <sub>SB1</sub> ) and referred the same note in I <sub>SB1</sub> parameter Updated Capacitance: Added Note 9 and referred the same note in parameter column. Updated Thermal Resistance: Added Note 9 and referred the same note in parameter column. Updated Data Retention Characteristics: Added Note 11 and referred the same note in I <sub>CCDR</sub> parameter. Updated Ordering Information: No change in part numbers. Updated Ordering Code Definitions. Added Units of Measure.
*D	3904207	MEMJ	02/14/2013	Updated Switching Waveforms: Updated Figure 6 (Removed $\underline{OE}$ signal). Updated Figure 7 (Removed $\overline{OE}$ signal). Removed the Note "Data I/O is high impedance if $\overline{OE} = V_{IH}$ ." and its reference in Figure 6, Figure 7. Removed the figure "Write Cycle 3: WE controlled, $\overline{OE}$ LOW". Updated Figure 8 (Removed " $\overline{OE}$ LOW" in caption only). Removed the Note "Data I/O is high impedance if $\overline{OE} = V_{IH}$ ." and its reference in Figure 8. Updated Package Diagram: spec 51-85087 – Changed revision from *C to *E. Completing Sunset Review.
*E	4019657	MEMJ	06/04/2013	Updated Functional Description: Updated description. Updated Electrical Characteristics: Added one more Test Condition " $4.5 \le V_{CC} \le 5.5$ , $I_{OH} = -0.1$ mA" for V <sub>0</sub> parameter and added maximum value corresponding to that Test Condition Added Note 7 and referred the same note in maximum value for V <sub>OH</sub> parameter corresponding to Test Condition " $4.5 \le V_{CC} \le 5.5$ , $I_{OH} = -0.1$ m/
*F	4100920	VINI	08/21/2013	Updated Switching Characteristics: Added Note 15 and referred the same note in "Parameter" column. Updated to new template.



# Document History Page (continued)

Document Title: CY62157ESL MoBL <sup>®</sup> , 8-Mbit (512K × 16) Static RAM Document Number: 001-43141				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*G	4576406	VINI	01/16/2015	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Switching Characteristics: Added Note 21 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Figure 9. Added Note 31 and referred the same note in Figure 9.
*H	5169392	VINI	03/10/2016	Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Changed value of $\theta_{JA}$ parameter from 77 °C/W to 57.92 °C/W. Changed value of $\theta_{JC}$ parameter from 13 °C/W to 17.44 °C/W. Updated to new template. Completing Sunset Review.
*	5963507	AESATMP8	11/10/2017	Updated Cypress Logo and Copyright.
*J	6529321	VINI	04/01/2019	Updated to new template. Completing Sunset Review.



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Arm <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless
Touch Sensing USB Controllers	cypress.com/touch cypress.com/usb

#### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community Community | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2008–2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software is not accompanied by a license agreement with in your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware is provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OK SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. addition, the products described in these materials may contain design defects or errors known as errata which may cause the product deviae from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not li

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.