

# 4-Mbit (256K × 16) Static RAM

#### **Features**

■ Very high speed: 45 ns

■ Wide voltage range: 4.5 V to 5.5 V

■ Ultra low standby power

Typical standby current: 2.5 μA

Maximum standby current: 7 μA

■ Ultra low active power

□ Typical active current: 3.5 mA at f = 1 MHz

■ Easy memory expansion with CE and OE features

■ Automatic power down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Available in Pb-free 44-pin thin small outline package (TSOP) Type II package

### **Functional Description**

The CY62146E is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery Life  $^{\rm TM}$  (MoBL  $^{\rm ( B)}$ ) in portable applications. The device also has an automatic power down feature that reduces power consumption when addresses are

not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected (CE HIGH). The input and output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) or during a write operation (CE LOW and WE LOW).


To write to the device, take Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from I/O pins  $(I/O_0$  through I/O<sub>7</sub>) is written into the location specified on the address pins  $(A_0$  through  $A_{17}$ ). If Byte High Enable  $(\overline{BHE})$  is LOW, then data from I/O pins  $(I/O_8$  through I/O<sub>15</sub>) is written into the location specified on the address pins  $(A_0$  through  $A_{17}$ ).

To read <u>fro</u>m the device, take Chip Enable (CE) <u>and</u> Output Enable ( $\overline{\text{OE}}$ ) LOW <u>while</u> forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by <u>the address pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See <u>Truth Table on page 11</u> for a complete description of read and write modes.</u>

The CY62146E device is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.

## **Logic Block Diagram**



**Cypress Semiconductor Corporation**Document Number: 001-07970 Rev. \*P

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised June 26, 2020





#### **Contents**


Pin Configurations	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	14
Ordering Code Definitions	12
Package Diagram	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	17
Products	17
PSoC® Solutions	17
Cypress Developer Community	17
Technical Support	17



# **Pin Configurations**

Figure 1. 44-pin TSOP II pinout (Top View) [1]



## **Product Portfolio**

								Power Di	ssipatio	n	
Product	V <sub>CC</sub> Range (V)		V)	Speed Operating I <sub>CC</sub> , (mA)			<b>A</b> )	Standby, I <sub>SB2</sub>			
Product	Range				(ns)	f = 1 MHz Typ [2] Max		f = f <sub>max</sub>		(μ <b>Å</b> )	
		Min	Typ <sup>[2]</sup>	Max				Typ [2]	Max	<b>Typ</b> [2]	Max
CY62146ELL	Industrial/ Automotive-A	4.5	5.0	5.5	45	3.5	6	15	20	2.5	7

#### Notes

<sup>1.</sup> NC pins are not connected on the die.

<sup>2.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C.



### Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ......-65 °C to +150 °C Ambient temperature Supply voltage to ground potential .....-0.5 V to 6.0 V DC voltage applied to outputs in high Z state  $^{[3,\,4]}$  .....-0.5 V to 6.0 V DC input voltage [3, 4] .....-0.5 V to 6.0 V

Output current into outputs (LOW)	20 mA
Static discharge voltage	
(MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>200 mA

### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> cc <sup>[5]</sup>	
CY62146ELL	Industrial/ Automotive-A	–40 °C to +85 °C	4.5 V–5.5 V	

#### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Tool C	anditions	45 ns (Ind	Unit		
Parameter	Description	Test Conditions		Min	<b>Typ</b> <sup>[6]</sup>	Max	Unit
V <sub>OH</sub>	Output high voltage	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -1.0 mA	2.4	-	_	V
		V <sub>CC</sub> = 5.5 V	$I_{OH} = -0.1 \text{ mA}$	-	_	3.4 <sup>[7]</sup>	
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1 mA	•	-	_	0.4	V
$V_{IH}$	Input high voltage	$4.5 \le V_{CC} \le 5.5$		2.2	-	V <sub>CC</sub> + 0.5	V
$V_{IL}$	Input low voltage	$4.5 \le V_{CC} \le 5.5$		-0.5	-	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	-	+1	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$	, output disabled	-1	-	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$		-	15	20	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA, CMOS levels	_	3.5	6	
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE power down current – CMOS inputs	$\overline{CE} \ge V_{CC} - 0.2$ $V_{IN} \ge V_{CC} - 0.2$ $f = 0, V_{CC} = V_{CC}$	V, V or V <sub>IN</sub> ≤ 0.2 V, <sub>((max)</sub>	_	2.5	7	μА

- $V_{IL}(min) = -2.0 \text{ V}$  for pulse durations less than 20 ns for I < 30 mA.
- $V_{IH}(max) = V_{CC} + 0.75 \text{ V}$  for pulse durations less than 20 ns.

- V<sub>H</sub>(max) = V<sub>CC</sub> + 0.75 V for pulse durations less trian 20 fts.
   Full Device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>CC</sub> (min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Please note that the maximum V<sub>OH</sub> limit does not exceed minimum CMOS V<sub>IH</sub> of 3.5 V. If you are interfacing this SRAM with 5 V legacy processors that require a minimum V<sub>IH</sub> of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.
   Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB2</sub>/I<sub>CCDR</sub> spec. Other inputs are left floating.



# Capacitance


Parameter [9]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

## **Thermal Resistance**

Parameter [9]	Description	Test Conditions	44-pin TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	55.52	°C/W
30	Thermal resistance (junction to case)		16.03	°C/W

## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Parameters	5.0 V	Unit
R1	1800	Ω
R2	990	Ω
R <sub>TH</sub>	639	Ω
V <sub>TH</sub>	1.77	V

#### Note

<sup>9.</sup> Tested initially after any design or process changes that may affect these parameters.




#### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Min	<b>Typ</b> [10]	Max	Unit	
$V_{DR}$	V <sub>CC</sub> for data retention		2	-	-	V
I <sub>CCDR</sub> [11]	Data retention current	$V_{CC} = 2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	3	8.8	μА
t <sub>CDR</sub> <sup>[12]</sup>	Chip deselect to data retention time		0	_	_	ns
t <sub>R</sub> <sup>[13]</sup>	Operation recovery time		45	_	_	ns

#### **Data Retention Waveform**

Figure 3. Data Retention Waveform



<sup>10.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C. 11. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB2</sub>/I<sub>CCDR</sub> spec. Other inputs are left floating.

 <sup>12.</sup> Tested initially and after any design or process changes that may affect these parameters.
 13. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.



### **Switching Characteristics**

Over the Operating Range

Parameter [14, 15]	Description	45 ns (Industria	45 ns (Industrial/Automotive-A)			
Parameter [14, 10]	Description	Min	Max	Unit		
Read Cycle		<u>.</u>				
t <sub>RC</sub>	Read cycle time	45	-	ns		
t <sub>AA</sub>	Address to data valid	-	45	ns		
t <sub>OHA</sub>	Data hold from address change	10	_	ns		
t <sub>ACE</sub>	CE LOW to data valid	_	45	ns		
t <sub>DOE</sub>	OE LOW to data valid	-	22	ns		
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[16]</sup>	5	_	ns		
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[16, 17]</sup>	-	18	ns		
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[16]</sup>	10	_	ns		
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[16, 17]</sup>	_	18	ns		
t <sub>PU</sub>	CE LOW to power-up	0	_	ns		
t <sub>PD</sub>	CE HIGH to power-down	-	45	ns		
t <sub>DBE</sub>	BLE/BHE LOW to data valid	-	22	ns		
t <sub>LZBE</sub>	BLE/BHE LOW to Low Z <sup>[16]</sup>	5	_	ns		
t <sub>HZBE</sub>	BLE/BHE HIGH to High Z <sup>[16, 17]</sup>	-	18	ns		
Write Cycle <sup>[18, 19]</sup>	Ĭ					
t <sub>WC</sub>	Write cycle time	45	_	ns		
t <sub>SCE</sub>	CE LOW to write end	35	_	ns		
t <sub>AW</sub>	Address setup to write end	35	_	ns		
t <sub>HA</sub>	Address hold from write end	0	_	ns		
t <sub>SA</sub>	Address setup to write start	0	_	ns		
t <sub>PWE</sub>	WE pulse width	35	_	ns		
t <sub>BW</sub>	BLE/BHE LOW to write end	35	_	ns		
t <sub>SD</sub>	Data setup to write end	25	_	ns		
t <sub>HD</sub>	Data hold from write end	0	_	ns		
t <sub>HZWE</sub>	WE LOW to High Z [16, 17]	_	18	ns		
t <sub>LZWE</sub>	WE HIGH to Low Z [16]	10	_	ns		

 <sup>14.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Figure 2 on page 5.
 15. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.

production.

16. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

17. t<sub>HZOE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high-impedance state.

<sup>18.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>II</sub>, BHE, BLE or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
19. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to the sum of tsD and thzwe.



# **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [20, 21]





Figure 5. Read Cycle No. 2 (OE Controlled) [21, 22]



<sup>20.</sup> The device is continuously selected.  $\overline{\text{OE}}$ ,  $\overline{\text{CE}} = \text{V}_{\text{IL}}$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$ , or both =  $\text{V}_{\text{IL}}$ . 21. WE is HIGH for read cycle. 22. Address valid before or similar to  $\overline{\text{CE}}$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  transition LOW.



## Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (WE Controlled) [23, 24, 25]





Figure 7. Write Cycle No. 2 (CE Controlled) [23, 24, 25]



#### Notes

- 23. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .
- 24. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  =  $\text{V}_{\text{IH}}$ , the output remains in a high impedance state.
- 25. The internal write time of the memory is defined by the overlap of WE,  $\overline{\text{CE}} = V_{\parallel L}$ ,  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  or both =  $V_{\parallel L}$ . All signals must be active to initiate a write and any of these signals can terminate the write by going inactive. The input setup and hold timing must be referenced to the edge of the signal that terminate the write.

  26. During this period, the I/Os are in output state. Do not apply input signals.



## Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) [27, 28, 30]





Figure 9. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [27, 28]



- 27. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  =  $V_{IH}$ , the output remains in a high impedance state.
- 28. The internal write time of the memory is defined by the overlap of WE,  $\overline{CE} = V_{\parallel}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{\parallel}$ . All signals must be active to initiate a write and any of these signals can terminate the write by going inactive. The input setup and hold timing must be referenced to the edge of the signal that terminate the write.

  29. During this period, the I/Os are in output state. Do not apply input signals.

  30. The minimum write cycle pulse width should be equal to the sum of tsd and thzwe.



# **Truth Table**

<b>CE</b> [31]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	X <sup>[31]</sup>	X <sup>[31]</sup>	High Z	Deselect/power down	Standby (I <sub>SB</sub> )
L	Χ	Х	Н	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

Document Number: 001-07970 Rev. \*P Page 11 of 17

Note
31. Chip enable ( $\overline{\text{CE}}$ ) and byte enables ( $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$ ) must be at CMOS levels (not floating) to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Intermediate voltage levels on these pins is not permitted.




# **Ordering Information**

Ş	Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
	45	CY62146ELL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of these parts.


## **Ordering Code Definitions**





# **Package Diagram**

Figure 10. 44-pin TSOP II (18.4 × 10.2 × 1.194 mm) Package Outline, 51-85087



51-85087 \*F



# **Acronyms**

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Gird Array
WE	Write Enable

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
mA	milliampere		
ns	nanosecond		
Ω	ohm		
pF	picofarad		
V	volt		
W	watt		

Document Number: 001-07970 Rev. \*P Page 14 of 17



# **Document History Page**

Document Title: CY62146E MoBL, 4-Mbit (256K × 16) Static RAM Document Number: 001-07970					
Rev.	ECN No.	Submission Date	Description of Change		
**	463213	05/19/2006	New data sheet.		
*A	684343	01/17/2007	Added Automotive-A Temperature Range related information in all instances across document and made the information Preliminary (by shading in required places). Updated Ordering Information: Updated part numbers.		
*B	925501	04/09/2007	Updated Electrical Characteristics: Added Note 8 and referred the same note in I <sub>SB2</sub> parameter. Updated Data Retention Characteristics: Added Note 11 and referred the same note in I <sub>CCDR</sub> parameter. Updated Switching Characteristics: Added Note 15 and referred the same note in "Parameter" column.		
*C	1045260	05/07/2007	Changed status of Automotive-A Temperature Range related information from Prelimina to Final (by unshading in required places). Updated Ordering Information: No change in part numbers. Unshaded the Automotive-A MPNs (Changed status from Preliminary to Final).		
*D	2073548	02/06/2008	Updated Data Retention Waveform: Updated Figure 3 (Corrected typo). Removed Note "BHE. BLE is the AND of BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling BHE and BLE." and its reference. Updated to new template.		
*E	2943752	06/03/2010	Updated Truth Table: Added Note 31 and referred the same note in "CE" column. Updated Package Diagram: spec 51-85087 – Changed revision from *A to *C. Updated to new template.		
*F	3109050	12/13/2010	Changed Table Footnotes to Notes in all instances across the document. Updated Ordering Information: No change in part numbers. Added Ordering Code Definitions.		
*G	3149059	01/20/2011	Updated Ordering Information: No change in part numbers. Updated Ordering Code Definitions (Corrected Errors). Added Acronyms and Units of Measure. Updated to new template. Completing Sunset Review.		
*H	3296704	06/29/2011	Updated Functional Description: Updated description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.").		
*	3921993	03/05/2013	Updated Switching Waveforms: Added Note 25 and referred the same note in Figure 6, Figure 7. Removed Note "WE is HIGH for read cycle." and its references in Figure 6, Figure 7. Added Note 28 and referred the same note in Figure 8, Figure 9. Updated Package Diagram: spec 51-85087 – Changed revision from *C to *E. Completing Sunset Review.		



# **Document History Page** (continued)

Rev.	ECN No.	Submission Date	Description of Change	
*J	4013949	06/04/2013	Updated Functional Description: Updated description. Updated Electrical Characteristics: Added one more Test Condition "V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -0.1 mA" for V <sub>OH</sub> parameter an maximum value corresponding to that Test Condition. Added Note 7 and referred the same note in maximum value for V <sub>OH</sub> parameter corresponding to Test Condition "V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -0.1 mA".	
*K	4102022	08/14/2013	Updated Switching Characteristics: Updated Note 15. Updated to new template.	
*L	4576478	11/21/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Switching Characteristics: Added Note 19 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 30 and referred the same note in Figure 8.	
*M	5196888	04/14/2016	Updated Thermal Resistance: Updated values of $\Theta_{JA}$ and $\Theta_{JC}$ parameters in "44-pin TSOP II" column. Updated to new template. Completing Sunset Review.	
*N	6049346	01/29/2018	Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.	
*O	6560791	04/29/2019	Updated to new template.	
*P	6906316	06/26/2020	Updated Features: Changed value of Typical standby current from 1 μA to 2.5 μA. Changed value of Typical active current from 2 mA to 3.5 mA. Updated Product Portfolio: Changed typical value of Operating $I_{CC}$ from 2 mA to 3.5 mA corresponding to "f = 1 MHz". Changed maximum value of Operating $I_{CC}$ from 2.5 mA to 6 mA corresponding to "f = 1 MHz". Changed typical value of Standby, $I_{SB2}$ from 1 μA to 2.5 μA. Updated Electrical Characteristics: Changed typical value of $I_{CC}$ parameter from 2 mA to 3.5 mA corresponding to Test Condition "f = 1 MHz". Changed maximum value of $I_{CC}$ parameter from 2.5 mA to 6 mA corresponding to Test Condition "f = 1 MHz". Changed typical value of $I_{SB2}$ parameter from 1 μA to 2.5 μA. Updated Data Retention Characteristics: Changed typical value of $I_{CCDR}$ parameter from 1 μA to 3 μA. Changed maximum value of $I_{CCDR}$ parameter from 7 μA to 8.8 μA. Updated Package Diagram: spec 51-85087 – Changed revision from *E to *F.	



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/psoc

cypress.com/pmic

cypress.com/touch cypress.com/usb

cypress.com/wireless

#### **Products**

**PSoC** 

Arm® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Memory
Microcontrollers

Power Management ICs
Touch Sensing

USB Controllers
Wireless Connectivity

### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Code Examples | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2006–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or properly damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-07970 Rev. \*P Revised June 26, 2020 Page 17 of 17