

Contents


Pinout	3
Pin Definitions	3
Functional Overview	
Memory Architecture	4
Two-wire Interface	4
STOP Condition (P)	5
START Condition (S)	5
Data/Address Transfer	5
Acknowledge/No-acknowledge	6
High-Speed Mode (Hs-Mode)	6
Slave Device Address	7
Addressing Overview	7
Data Transfer	7
Memory Operation	8
Write Operation	
Read Operation	9
Sleep Mode	10
Device ID	11
Maximum Ratings	12
Operating Range	12
DC Electrical Characteristics	12

Data Retention and Endurance	13
Capacitance	13
Thermal Resistance	
AC Test Loads and Waveforms	13
AC Test Conditions	
AC Switching Characteristics	
Power Cycle Timing	
Ordering Information	
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	18
Units of Measure	
Document History Page	19
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	21



Pinout

Figure 1. 8-pin SOIC Pinout



Pin Definitions

Pin Name	I/O Type	Description
A0-A2	Input	Device Select Address 0–2 . These pins are used to select one of up to eight devices of the same type on the same two-wire bus. To select the device, the address value on the three pins must match the corresponding bits contained in the slave address. The address pins are pulled down internally.
SDA	Input/Output	Serial Data Address . This is a bidirectional pin for the two-wire interface. It is open-drain and is intended to be wire-AND'd with other devices on the two-wire bus. The input buffer incorporates a Schmitt trigger for noise immunity and the output driver includes slope control for falling edges. An external pull-up resistor is required.
SCL	Input	Serial Clock . The serial clock pin for the two-wire interface. Data is clocked out of the part on the falling edge, and into the device on the rising edge. The SCL input also incorporates a Schmitt trigger input for noise immunity.
WP	Input	Write Protect . When tied to V_{DD} , addresses in the entire memory map will be write-protected. When WP is connected to ground, all addresses are write enabled. This pin is pulled down internally.
V _{SS}	Power supply	Ground for the device. Must be connected to the ground of the system.
V _{DD}	Power supply	Power supply input to the device.

Document Number: 001-90843 Rev. *I Page 3 of 21



Functional Overview

The CY15B256J is a serial F-RAM memory. The memory array is logically organized as 32,768 × 8 bits and is accessed using a two-wire (I²C) interface. The functional operation of the F-RAM is similar to serial EEPROM. The major difference between the CY15B256J and a serial EEPROM with the same pinout is the F-RAM's superior write performance, high endurance, and low power consumption.

Memory Architecture

When accessing the CY15B256J, the user addresses 32K locations of eight data bits each. These eight data bits are shifted in or out serially. The addresses are accessed using the two-wire protocol, which includes a slave address (to distinguish other non-memory devices) and a two-byte address. The upper MSB bit of the address range is 'don't care' value. The complete address of 15 bits specifies each byte address uniquely.

The access time for the memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the two-wire bus. Unlike a serial EEPROM, it is not necessary to poll the device for a ready condition because writes occur at bus speed. By the time a new bus transaction can be shifted into the device, a write operation is complete. This is explained in more detail in Memory Operation on page 8.

Two-wire Interface

The CY15B256J employs a bidirectional two-wire bus protocol using few pins or board space. Figure 2 illustrates a typical system configuration using the CY15B256J in a microcontroller-based system. The two-wire bus is familiar to many users but is described in this section.

By convention, any device that is sending data to the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The CY15B256J is always a slave device.

The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions including START, STOP, data bit, or acknowledge. Figure 3 on page 5 and Figure 4 on page 5 illustrate the signal conditions that specify the four states. Detailed timing diagrams are shown in the electrical specifications section.

The CY15B256J does not meet the NXP I^2 C specification in the Fast-mode Plus (Fm+, 1 MHz) for I_{OL} and in the High Speed Mode (Hs-mode, 3.4 MHz) for V_{hys} . Refer to DC Electrical Characteristics on page 12 for more details.




Figure 2. System Configuration using Serial (I²C) F-RAM



STOP Condition (P)

A STOP condition is indicated when the bus master drives SDA from low to HIGH while the SCL signal is HIGH. All operations using the CY15B256J should end with a STOP condition. If an operation is in progress when a STOP is asserted, the operation will be aborted. The master must have control of the SDA (not a memory read) to assert a STOP condition.

START Condition (S)

A START condition is indicated when the bus master drives SDA from HIGH to LOW while the SCL signal is HIGH. All commands should be preceded by a START condition. An operation in progress can be aborted by asserting a START condition at any time. Aborting an operation using the START condition will ready the CY15B256J for a new operation.

If the power supply drops below the specified V_{DD} minimum during operation, the system should issue a START condition prior to performing another operation.

SDA

SCL

START Condition

STOP Condition

Figure 3. START and STOP Conditions

Data/Address Transfer

All data transfers (including addresses) take place while the SCL signal is HIGH. Except under the three conditions described above, the SDA signal should not change while SCL is HIGH.




Figure 4. Data Transfer on the I²C Bus



Acknowledge/No-acknowledge


The acknowledge takes place after the 8th data bit has been transferred in any transaction. During this state the transmitter should release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal LOW to acknowledge receipt of the byte. If the receiver does not drive SDA LOW, the condition is a no-acknowledge and the operation is aborted.

The receiver will fail to acknowledge for two distinct reasons, the first being that a byte transfer fails. In this case, the no-acknowledge ceases the current operation so that the part

can be addressed again. This allows the last byte to be recovered in the event of a communication error.

The second and most common reason is that, the receiver does not acknowledge to deliberately end an operation. For example, during a read operation, the CY15B256J will continue to place data on the bus as long as the receiver sends acknowledges (and clocks). When a read operation is complete and no more data is needed, the receiver must not acknowledge the last byte. If the receiver acknowledges the last byte, this causes the CY15B256J to attempt to drive the bus on the next clock while the master is sending a new command such as STOP.






High-Speed Mode (Hs-Mode)

The CY15B256J supports a 3.4-MHz high-speed mode. A master code (00001XXXb) must be issued to place the device

into the high-speed mode. Communication between master and slave will then be enabled for speeds up to 3.4 MHz. A STOP condition will exit Hs-mode. Single- and multiple-byte reads and writes are supported.

Figure 6. Data Transfer Format in Hs-Mode



Document Number: 001-90843 Rev. *I Page 6 of 21




Slave Device Address

The first byte that the CY15B256J expects after a START condition is the slave address. As shown in Figure 7, the slave address contains the device type or slave ID, the device select address bits, and a bit that specifies if the transaction is a read or a write.

Bits 7–4 are the device type (slave ID) and should be set to 1010b for the CY15B256J. These bits allow other function types to reside on the two-wire bus within an identical address range. Bits 3–1 are the device select address bits. They must match the corresponding value on the external address pins to select the device. Up to eight CY15B256J devices can reside on the same two-wire bus by assigning a different address to each. Bit 0 is the read/write bit (R/W). R/W = '1' indicates a read operation and R/W = '0' indicates a write operation.

Figure 7. Memory Slave Device Address



Addressing Overview

After the CY15B256J (as receiver) acknowledges the slave address, the master can place the memory address on the bus for a write operation. The address requires two bytes. The complete 15-bit address is latched internally. Each access causes the latched address value to be incremented automatically. The current address is the value that is held in the latch; either a newly written value or the address following the last access. The current address will be held for as long as power remains or until a new value is written. Reads always use the current address. A random read address can be loaded by beginning a write operation as explained below.

After transmission of each data byte, just prior to the acknowledge, the CY15B256J increments the internal address latch. This allows the next sequential byte to be accessed with no additional addressing. After the last address (7FFFh) is reached, the address latch will roll over to 0000h. There is no limit to the number of bytes that can be accessed with a single read or write operation.

Data Transfer

After the address bytes have been transmitted, data transfer between the bus master and the CY15B256J can begin. For a read operation the CY15B256J will place 8 data bits on the bus then wait for an acknowledge from the master. If the acknowledge occurs, the CY15B256J will transfer the next sequential byte. If the acknowledge is not sent, the CY15B256J will end the read operation. For a write operation, the CY15B256J will accept 8 data bits from the master then sends an acknowledge. All data transfer occurs MSB (most significant bit) first.

Document Number: 001-90843 Rev. *I Page 7 of 21



Memory Operation

The CY15B256J is designed to operate in a manner very similar to other two-wire interface memory products. The major differences result from the higher performance write capability of F-RAM technology. These improvements result in some differences between the CY15B256J and a similar configuration EEPROM during writes. The complete operation for both writes and reads is explained below.

Write Operation

All writes begin with a slave address, then a memory address. The bus master indicates a write operation by setting the LSB of the slave address (R/W bit) to a '0'. After addressing, the bus master sends each byte of data to the memory and the memory generates an acknowledge condition. Any number of sequential bytes may be written. If the end of the address range is reached internally, the address counter will wrap from 7FFFh to 0000h.

Unlike other nonvolatile memory technologies, there is no effective write delay with F-RAM. Since the read and write access times of the underlying memory are the same, the user experiences no delay through the bus. The entire memory cycle

occurs in less time than a single bus clock. Therefore, any operation including read or write can occur immediately following a write. Acknowledge polling, a technique used with EEPROMs to determine if a write is complete is unnecessary and will always return a ready condition.

Internally, an actual memory write occurs after the 8th data bit is transferred. It will be complete before the acknowledge is sent. Therefore, if the user desires to abort a write without altering the memory contents, this should be done using START or STOP condition prior to the 8th data bit. The CY15B256J uses no page buffering.

The memory array can be write-protected using the WP pin. Setting the WP pin to a HIGH condition (V_{DD}) will write-protect all addresses. The CY15B256J will not acknowledge data bytes that are written to protected addresses. In addition, the address counter will not increment if writes are attempted to these addresses. Setting WP to a LOW state (V_{SS}) will disable the write protect. WP is pulled down internally.

Figure 8 and Figure 9 below illustrate a single-byte and multiple-byte write cycles in Fast-mode Plus (Fm+). Figure 10 below illustrate a single-byte write cycles in Hs mode.




Figure 8. Single-Byte Write

Figure 9. Multi-Byte Write





Figure 10. Hs-Mode Byte Write





Read Operation

There are two basic types of read operations. They are current address read and selective address read. In a current address read, the CY15B256J uses the internal address latch to supply the address. In a selective read, the user performs a procedure to set the address to a specific value.

Current Address & Sequential Read

As mentioned above the CY15B256J uses an internal latch to supply the address for a read operation. A current address read uses the existing value in the address latch as a starting place for the read operation. The system reads from the address immediately following that of the last operation.

To perform a current address read, the bus master supplies a slave address with the LSB set to a '1'. This indicates that a read operation is requested. After receiving the complete slave address, the CY15B256J will begin shifting out data from the current address on the next clock. The current address is the value held in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current address read with multiple byte transfers. After each byte the internal address counter will be incremented.

Note Each time the bus master acknowledges a byte, this indicates that the CY15B256J should read out the next sequential byte.

There are four ways to properly terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the CY15B256J attempts to read out additional data onto the bus. The four valid methods are:

- The bus master issues a no-acknowledge in the 9th clock cycle and a STOP in the 10th clock cycle. This is illustrated in the diagrams below. This is preferred.
- 2. The bus master issues a no-acknowledge in the 9th clock cycle and a START in the 10th.
- 3. The bus master issues a STOP in the 9th clock cycle.
- 4. The bus master issues a START in the 9th clock cycle.

If the internal address reaches 7FFFh, it will wrap around to 0000h on the next read cycle. Figure 11 and Figure 12 below show the proper operation for current address reads.

Figure 11. Current Address Read




Figure 12. Sequential Read





Figure 13. Hs-Mode Current Address Read






Selective (Random) Read

There is a simple technique that allows a user to select a random address location as the starting point for a read operation. This involves using the first three bytes of a write operation to set the internal address followed by subsequent read operations.

To perform a selective read, the bus master sends out the slave address with the LSB (R/W) set to 0. This specifies a write operation. According to the write protocol, the bus master then sends the address bytes that are loaded into the internal address latch. After the CY15B256J acknowledges the address, the bus master issues a START condition. This simultaneously aborts the write operation and allows the read command to be issued with the slave address LSB set to a '1'. The operation is now a current address read.

Figure 14. Selective (Random) Read



Sleep Mode


A low-power mode called Sleep Mode is implemented on the CY15B256J device. The device will enter this low power state when the Sleep command 86h is clocked-in. Sleep Mode entry can be entered as follows:

- 1. The master sends a START command.
- 2. The master sends Reserved Slave ID 0xF8.
- 3. The CY15B256J sends an ACK.
- 4. The master sends the I²C-bus slave address of the slave device it needs to identify. The last bit is a 'Don't care' value (R/W bit). Only one device must acknowledge this byte (the one that has the I²C-bus slave address).
- 5. The CY15B256J sends an ACK.

- 6. The master sends a Re-START command.
- 7. The master sends Reserved Slave ID 0x86.
- 8. The CY15B256J sends an ACK.
- The master sends STOP to ensure the device enters sleep mode.

Once in sleep mode, the device draws I_{ZZ} current, but the device continues to monitor the I^2C pins. Once the master sends a Slave Address that the CY15B256J identifies, it will "wakeup" and be ready for normal operation within t_{REC} (400 μ s max.). As an alternative method of determining when the device is ready, the master can send read or write commands and look for an ACK. While the device is waking up, it will NACK the master until it is ready.

Figure 15. Sleep Mode Entry



Document Number: 001-90843 Rev. *I Page 10 of 21



Device ID

The CY15B256J device incorporates a means of identifying the device by providing three bytes of data, which are manufacturer, product ID, and die revision. The Device ID is read-only. It can be accessed as follows:

- 1. The master sends a START command.
- 2. The master sends Reserved Slave ID 0xF8
- 3. The CY15B256J sends an ACK.
- 4. The master sends the I²C-bus slave address of the slave device it needs to identify. The last bit is a 'Don't care' value (R/W bit). Only one device must acknowledge this byte (the one that has the I²C-bus slave address).
- 5. The CY15B256J sends an ACK.
- 6. The master sends a Re-START command.

- 7. The master sends Reserved Slave ID 0xF9.
- 8. The CY15B256J sends an ACK.
- The Device ID Read can be done, starting with the 12 manufacturer bits, followed by the 9 part identification bits, and then the 3 die revision bits.
- 10.The master ends the Device ID read sequence by NACKing the last byte, thus resetting the slave device state machine and allowing the master to send the STOP command.


Note The reading of the Device ID can be stopped anytime by sending a NACK command.

Table 1. Device ID

Device ID (3 bytes)	Device ID Description				
	23–12 (12 bits)	11–8 (4 bits)	7–3 (5 bits)	2–0 (3 bits)	
	Manufacturer ID	Product ID			
	Manufacturer ID	Density	Variation	Die Rev	
004221h	00000000100	0010	00100	001	

Note Product ID bits 0 and 4 are reserved.

Figure 16. Read Device ID



Document Number: 001-90843 Rev. *I Page 11 of 21



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Maximum accumulated storage time At 125 °C ambient temperature 1000 h At 85 °C ambient temperature 10 Years Ambient temperature with power applied-55 °C to +125 °C Supply voltage on V_{DD} relative to V_{SS} -1.0 V to +4.5 V Input voltage* -1.0 V to +4.5 V and $V_{IN} < V_{DD} + 1.0$ V DC voltage applied to outputs in HI-Z state-0.5 V to V_{DD} + 0.5 V Transient voltage (< 20 ns) on any pin to ground potential-2.0 V to V_{DD} + 2.0 V

Package power dissipation capability (T _A = 25 °C)
Surface mount lead soldering temperature (3 seconds)+260 °C
Electrostatic discharge voltage Human Body Model (JEDEC Std JESD22-A114-B) 2 kV
Charged Device Model (JEDEC Std JESD22-C101-A) 500 V
Latch-up current> 140 mA
* Exception: The "V $_{\rm IN}$ < V $_{\rm DD}$ + 1.0 V" restriction does not apply to the SCL and SDA inputs.

Operating Range

Range	Ambient Temperature (T _A)	V_{DD}
Automotive-A	–40 °C to +85 °C	2.0 V to 3.6 V

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Con	ditions	Min	Typ ^[2]	Max	Unit
V_{DD}	Power supply			2.0	3.3	3.6	V
I _{DD}	Average V _{DD} current	SCL toggling	f _{SCL} = 100 kHz	_	-	175	μΑ
		between V_{DD} = 0.2 V and V_{SS} ,	f _{SCL} = 1 MHz	-	-	400	μΑ
		other inputs V_{SS} or $V_{DD} = 0.2 \text{ V}$.	f _{SCL} = 3.4 MHz	_	_	1000	μΑ
I _{SB}	V _{DD} standby current	SCL = SDA = V_{DD} . All or V_{DD} . Stop comma	ll other inputs V _{SS} nd issued.	-	90	150	μА
I _{ZZ}	Sleep mode current	SCL = SDA = V_{DD} . At or V_{DD} . Stop comma		_	5	8	μА
I _{LI}	Input leakage current $V_{SS} \le V_{IN} \le V_{DD}$ (Except WP and A2–A0)			-1	-	+1	μА
	Input leakage current (for WP and A2–A0)	$V_{SS} \le V_{IN} \le V_{DD}$		-1	-	+100	μА
I _{LO}	Output leakage current	$V_{SS} \le V_{OUT} \le V_{DD}$		-1	_	+1	μΑ
V _{IH}	Input HIGH voltage (SDL, SDA)			0.7 × V _{DD}	-	V _{DD} (max)+ 0.3	V
	Input HIGH voltage (WP, A2-A0)			0.7 × V _{DD}	_	V _{DD} + 0.3	V
V_{IL}	Input LOW voltage			- 0.3	_	0.3 × V _{DD}	V
V _{OL} [3]	Output LOW voltage	I _{OL} = 3 mA		-	-	0.4	V
		I _{OL} = 6 mA		-	-	0.6	V
R _{in} ^[4]	Input resistance (WP, A2–A0)	For V _{IN} = V _{IL(Max)}		50	-	-	kΩ
		For V _{IN} = V _{IH(Min)}		1	_	_	ΜΩ
V _{hys} ^[5]	Hysteresis of Schmitt Trigger inputs		f _{SCL} = 100 kHz, 400 kHz, 1 MHz	0.05 × V _{DD}	_	_	V
			f _{SCL} = 3.4 MHz	0.06 × V _{DD}	_	-	V

- Notes
 2. Typical values are at 25 °C, V_{DD} = V_{DD}(typ). Not 100% tested.
 3. The CY15B256J does not meet the NXP I²C specification in the Fast-mode Plus (Fm+, 1 MHz) for I_{OL} of 20 mA at a V_{OL} of 0.4 V.
 4. The input pull-down circuit is strong (50 kΩ) when the input voltage is below V_{IL} and weak (1 MΩ) when the input voltage is above V_{IH}.
 5. The CY15B256J does not meet the NXP I²C specification in the High-Speed Mode (Hs-mode, 3.4 MHz) for V_{hys} of 0.1 × V_{DD}.



Data Retention and Endurance

Parameter	Description	Test condition	Min	Max	Unit
T_{DR}	Data retention	T _A = 85 °C	10	-	Years
		T _A = 75 °C	38	-	
		T _A = 65 °C	151	-	
NV_C	Endurance	Over operating temperature	10 ¹⁴	-	Cycles

Capacitance


Parameter [6]	Description	Test Conditions	Max	Unit
C _{IO}	Input/Output pin capacitance (SDA)	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{DD} = V_{DD}(\text{typ})$	8	pF
C _I	Input pin capacitance		6	pF

Thermal Resistance

Parameter [6]	Description	Test Conditions	8-pin SOIC	Unit
Θ_{JA}	,	Test conditions follow standard test methods and procedures for measuring thermal impedance, per	146	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	EIA/JESD51.	48	°C/W

AC Test Loads and Waveforms

Figure 17. AC Test Loads and Waveforms



AC Test Conditions

Input pulse levels	.10% and 90% of V_{DD}
Input rise and fall times	10 ns
Input and output timing reference level	ls0.5 × V _{DD}
Output load capacitance	100 pF

Note

6. These parameters are guaranteed by design and are not tested.

Document Number: 001-90843 Rev. *I Page 13 of 21




AC Switching Characteristics

Over the Operating Range

Param	eter ^[7]		Fast-mode Plus (Fm+) ^[9]		Hs-mode ^[9]		
Cypress Parameter	Alt. Parameter	Description	Min	Max	Min	Max	Unit
f _{SCL} ^[8]		SCL clock frequency	_	1.0	_	3.4	MHz
t _{SU; STA}		Start condition setup for repeated Start	260	_	160	_	ns
t _{HD;STA}		Start condition hold time	260	_	160	_	ns
t _{LOW}		Clock LOW period	500	_	160	_	ns
t _{HIGH}		Clock HIGH period	260	_	60	_	ns
t _{SU;DAT}	t _{SU;DATA}	Data in setup	50	_	10	_	ns
t _{HD;DAT}	t _{HD;DATA}	Data in hold	0	_	0	70	ns
t _{DH}		Data output hold (from SCL at V _{IL})	0	_	0	_	ns
t _R ^[10]	t _r	Input rise time	_	120	10	80	ns
t _F ^[10]	t _f	Input fall time	20 × (V _{DD} / 5.5 V)	120	10	80	ns
t _{SU;STO}		STOP condition setup	260	_	160	_	ns
t _{AA}	t _{VD;DATA}	SCL LOW to SDA Data Out Valid	_	450	_	130	ns
t _{VD;ACK}		ACK output valid time	_	450	_	130	ns
t _{OF} ^[10]		Output fall time from V _{IH} min to V _{IL} max	20 × (V _{DD} /5.5 V)	120	_	80	ns
t _{BUF}		Bus free before new transmission	500	_	300	_	ns
t _{SP}		Noise suppression time constant on SCL, SDA	0	50	_	5	ns

Figure 18. Read Bus Timing Diagram



Notes

- Test conditions assume signal transition time of 10 ns or less, timing reference levels of V_{DD}/2, input pulse levels of 0 to V_{DD}(typ), and output loading of the specified I_{OL} and 100 pF load capacitance shown in Figure 17 on page 13.
 The speed-related specifications are guaranteed characteristic points along a continuous curve of operation from DC to f_{SCL} (max).
 Bus Load (Cb) considerations; Cb < 550 pF for I²C clock frequency (SCL) 1 MHz; Cb < 100 pF for SCL at 3.4 MHz.

- 10. These parameters are guaranteed by design and are not tested.




Power Cycle Timing

Over the Operating Range

Parameter	Description	Min	Max	Unit
t _{PU}	Power-up V _{DD} (min) to first access (START condition)	250	_	μs
t _{PD}	Last access (STOP condition) to power-down (V _{DD} (min))	0	_	μs
t _{VR} ^[11, 12]	V _{DD} power-up ramp rate	50	_	μs/V
t _{VF} [11, 12]	V _{DD} power-down ramp rate	100	_	μs/V
t _{REC}	Recovery time from sleep mode	_	400	μs

Figure 20. Power Cycle Timing



Notes

^{11.} Slope measured at any point on the V_{DD} waveform. 12. These parameters are guaranteed by design and are not tested.




Ordering Information

Ordering Code	Package Diagram	Package Type	Operating Range
CY15B256J-SXA	51-85066	8-pin SOIC	Automotive-A
CY15B256J-SXAT	51-85066	8-pin SOIC	

All these parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions








Package Diagram

Figure 21. 8-pin SOIC (150 Mils) Package Outline, 51-85066

- 1. DIMENSIONS IN INCHES[MM] $\frac{\text{MIN.}}{\text{MAX.}}$
- PIN 1 ID IS OPTIONAL,
 ROUND ON SINGLE LEADFRAME
 RECTANGULAR ON MATRIX LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms







51-85066 *I

Document Number: 001-90843 Rev. *I Page 17 of 21



Acronyms

Acronym	Description	
ACK	Acknowledge	
CMOS	Complementary Metal Oxide Semiconductor	
EIA	Electronic Industries Alliance	
I ² C	Inter-Integrated Circuit	
I/O	Input/Output	
JEDEC	Joint Electron Devices Engineering Council	
LSB	Least Significant Bit	
MSB	Most Significant Bit	
NACK	No Acknowledge	
RoHS	Restriction of Hazardous Substances	
R/W	Read/Write	
SCL	Serial Clock Line	
SDA	Serial Data Access	
SOIC	Small Outline Integrated Circuit	
WP	Write Protect	

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
Hz	hertz		
Kb	1024 bit		
kHz	kilohertz		
kΩ	kilohm		
MHz	megahertz		
ΜΩ	megaohm		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
ms	millisecond		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



Document History Page

Document Number: 001-90843				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	4266205	GVCH	01/29/2014	New data sheet.
*A	4390913	GVCH	06/20/2014	Changed status from Advance to Preliminary.
				Updated Device ID:
				Updated Table 1:
				Replaced 004201h with 004221h in "Device ID (3 bytes)" column.
				Updated Maximum Ratings:
				Removed "Machine Model" under "Electrostatic Discharge Voltage".
				Updated DC Electrical Characteristics:
				Added values in "Typ" for I _{SB} and I _{ZZ} parameters.
				Splitted V _{IH} parameter to two rows namely "Input HIGH voltage (SDL, SDA
				and "Input HIGH voltage (WP, A2-A0)".
				Changed maximum value of V _{IH} parameter from "V _{DD} + 0.5 V" to
				"V _{DD} (max) + 0.3 V" corresponding to "SDL, SDA".
				Changed maximum value of V _{IH} parameter from "V _{DD} + 0.5 V" to
				"V _{DD} + 0.3 V" corresponding to "WP, A2–A0".
				Removed V _{OL1} , V _{OL2} parameters and their details.
				Added V _{OL} parameter and its details.
				Added V _{hvs} parameter and its details.
				Updated Capacitance:
				Removed C _O parameter and its details.
				Added C _{IO} parameter and its details.
				Updated Thermal Resistance:
				Replaced TBD with values.
				Updated AC Switching Characteristics:
				Added values in "Max" column for t _{AA} , t _{VD:ACK} , t _{OF} parameters corresponding
				to "Hs-mode".
				Added values in "Min" column for t _{BUF} parameter corresponding to "Hs-mode
				Removed Note "In Hs-mode and V _{DD} < 2.7 V, the t _{SU:DAT} (min.) spec is 15 ns
				and its reference in t _{SU;DAT} parameter.
*B	4512788	GVCH	09/24/2014	Updated DC Electrical Characteristics:
				Added Note 3 (for the difference in I _{OL} with respect to I ² C specification) at
				referred the same note in V _{OL} parameter.
*C	4571858	GVCH	11/18/2014	Updated DC Electrical Characteristics:
				Changed minimum value of V_{hys} parameter from "0.1 × V_{DD} " to "0.05 × V_{D}
				corresponding to Test Condition "f _{SCL} = 3.4 MHz".
				Added Note 5 (for the difference in V _{hvs} with respect to I ² C specification) a
				referred the same note in V _{hys} parameter.
*D	4596783	GVCH	12/17/2014	Updated Features:
				Added Note 1 (for the difference in I _{OL} and V _{hvs} with respect to NXP I
				specification) and referred the same note in "Up to 3.4-MHz frequency".
				Updated Two-wire Interface:
				Updated description (Added description for the difference in I _{OL} and V _{hvs} w
	1		I	respect to NXP I ² C specification).

Page 20 of 21



Document History Page (continued)

	ocument Title: CY15B256J, 256-Kbit (32K × 8) Automotive Serial (I ² C) F-RAM ocument Number: 001-90843				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
*D (cont.)	4596783	GVCH	12/17/2014	Updated DC Electrical Characteristics: Changed minimum value of V_{hys} parameter from "0.05 × V_{DD} " to "0.06 × V_{DD} " corresponding to Test Condition "f _{SCL} = 3.4 MHz". Updated Note 3. Updated Note 5 (for the difference in V_{hys} with respect to NXP I ² C specification). Updated to new template. Completing Sunset Review.	
*E	4786735	GVCH	06/04/2015	Changed status from Preliminary to Final. Updated Package Diagram: spec 51-85066 – Changed revision from *F to *G.	
*F	4883131	ZSK / PSR	09/03/2015	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Maximum Ratings: Removed "Maximum junction temperature". Added "Maximum accumulated storage time". Added "Ambient temperature with power applied".	
*G	5084285	GVCH	01/13/2016	Updated Ordering Information: Updated part numbers. Updated Package Diagram: spec 51-85066 – Changed revision from *G to *H.	
*H	5452594	ZSK	09/28/2016	Updated Power Cycle Timing: Changed minimum value of t _{PU} parameter from 1 ms to 250 μs. Updated to new template.	
*	6083848	GVCH	02/28/2018	Updated Package Diagram: spec 51-85066 – Changed revision from *H to *I. Updated to new template.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2014-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is probibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-90843 Rev. *I Revised February 28, 2018 Page 21 of 21