


**Static @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	40	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.03	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 5mA$ ②
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	1.65	1.98	m $\Omega$	$V_{GS} = 10V, I_D = 90A^{**}$ ⑤
$V_{GS(th)}$	Gate Threshold Voltage	2.2	3.0	3.9	V	$V_{DS} = V_{GS}, I_D = 100\mu A$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	1.0	$\mu A$	$V_{DS} = 40V, V_{GS} = 0V$
		—	—	150		$V_{DS} = 40V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
$R_G$	Internal Gate Resistance	—	2.3	—	$\Omega$	

**Dynamic Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**







gfs	Forward Trans conductance	294	—	—	S	$V_{DS} = 10V, I_D = 90A^{**}$
$Q_g$	Total Gate Charge	—	103	155	nC	$I_D = 90A^{**}$
$Q_{gs}$	Gate-to-Source Charge	—	26	—		$V_{DS} = 20V$
$Q_{gd}$	Gate-to-Drain Charge	—	38	—		$V_{GS} = 10V$ ⑤
$Q_{sync}$	Total Gate Charge Sync. ( $Q_g - Q_{gd}$ )	—	65	—		
$t_{d(on)}$	Turn-On Delay Time	—	12	—	ns	$V_{DD} = 26V$
$t_r$	Rise Time	—	80	—		$I_D = 90A^{**}$
$t_{d(off)}$	Turn-Off Delay Time	—	51	—		$R_G = 2.7\Omega$
$t_f$	Fall Time	—	51	—		$V_{GS} = 10V$ ⑤
$C_{iss}$	Input Capacitance	—	5171	—	pF	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	770	—		$V_{DS} = 25V$
$C_{rss}$	Reverse Transfer Capacitance	—	523	—		$f = 1.0MHz$ , See Fig. 5
$C_{oss\text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related)	—	939	—		$V_{GS} = 0V, V_{DS} = 0V$ to $32V$ ⑦
$C_{oss\text{ eff. (TR)}}$	Effective Output Capacitance (Time Related)	—	1054	—		$V_{GS} = 0V, V_{DS} = 0V$ to $32V$ ⑥


**Diode Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	211①	A	MOSFET symbol showing the integral reverse p-n junction diode. 
$I_{SM}$	Pulsed Source Current (Body Diode) ①	—	—	804⑩		
$V_{SD}$	Diode Forward Voltage	—	0.9	1.3	V	$T_J = 25^\circ\text{C}, I_S = 90A^{**}, V_{GS} = 0V$ ⑤
$dv/dt$	Peak Diode Recovery $dv/dt$ ④	—	2.1	—	V/ns	$T_J = 175^\circ\text{C}, I_S = 90A^{**}, V_{DS} = 40V$
$t_{rr}$	Reverse Recovery Time	—	28	—	ns	$T_J = 25^\circ\text{C}$
		—	29	—		$T_J = 125^\circ\text{C}$
$Q_{rr}$	Reverse Recovery Charge	—	19	—	nC	$T_J = 25^\circ\text{C}$
		—	20	—		$T_J = 125^\circ\text{C}$
$I_{RRM}$	Reverse Recovery Current	—	1.1	—	A	$T_J = 25^\circ\text{C}$


**Notes:**

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 100A by source bonding technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
  - ② Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
  - ③ Limited by  $T_{Jmax}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 0.051mH$ ,  $R_G = 50\Omega$ ,  $I_{AS} = 90A$ ,  $V_{GS} = 10V$ . Part not recommended for use above this value.
  - ④  $I_{SD} \leq 90A$ ,  $di/dt \leq 1304A/\mu s$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  $T_J \leq 175^\circ\text{C}$ .
  - ⑤ Pulse width  $\leq 400\mu s$ ; duty cycle  $\leq 2\%$ .
  - ⑥  $C_{oss\text{ eff. (TR)}}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
  - ⑦  $C_{oss\text{ eff. (ER)}}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
  - ⑧ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994
  - ⑨  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$ .
  - ⑩ Pulse drain current is limited by source bonding technology.
- \*\* All AC and DC test condition based on old Package limitation current = 90A.**



**Fig. 1** Typical Output Characteristics

**Fig. 2** Typical Output Characteristics

**Fig. 3** Typical Transfer Characteristics

**Fig. 4** Normalized On-Resistance vs. Temperature

**Fig 5.** Typical Capacitance vs. Drain-to-Source Voltage

**Fig 6.** Typical Gate Charge vs. Gate-to-Source Voltage




**Fig. 7** Typical Source-to-Drain Diode Forward Voltage




**Fig. 8.** Maximum Safe Operating Area




**Fig. 9** Maximum Drain Current vs. Case Temperature






**Fig. 10.** Drain-to-Source Breakdown Voltage



**Fig. 11** Typical Coss Stored Energy



**Fig. 12.** Maximum Avalanche Energy vs. Drain Current


**Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case**

**Fig 14. Typical Avalanche Current Vs. Pulse width**

**Fig 15. Maximum Avalanche Energy Vs. Temperature**







**Notes on Repetitive Avalanche Curves , Figures 14, 15:**  
(For further info, see AN-1005 at [www.infineon.com](http://www.infineon.com))


1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
3. Equation below based on circuit and waveforms shown in Figures 24a, 24b.
4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
6.  $I_{av}$  = Allowable avalanche current.
7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 13, 14).  
 $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)

$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$



$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{thJC}]$$

$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$



**Fig. 16. On-Resistance vs. Gate Voltage**

**Fig. 17 - Threshold Voltage vs. Temperature**

**Fig. 18 - Typical Recovery Current vs.  $di_F/dt$** 

**Fig. 19 - Typical Stored Charge vs.  $di_F/dt$** 

**Fig. 20 - Typical Recovery Current vs.  $di_F/dt$** 

**Fig. 21 - Typical Stored Charge vs.  $di_F/dt$**




**Fig 22.** Typical On-Resistance vs. Drain Current




**Fig 23.** Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




**Fig 24a.** Unclamped Inductive Test Circuit




**Fig 24b.** Unclamped Inductive Waveforms




**Fig 25a.** Switching Time Test Circuit



**Fig 25b.** Switching Time Waveforms




**Fig 26a.** Gate Charge Test Circuit



**Fig 26b.** Gate Charge Waveform

## D-Pak (TO-252AA) Package Outline (Dimensions are shown in millimeters (inches))



### NOTES:

- 1.- DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2.- DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS]
- 3.- LEAD DIMENSION UNCONTROLLED IN L5.
- 4.- DIMENSION D1, E1, L3 & b3 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.- SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND 0.10 [0.13 AND 0.25] FROM THE LEAD TIP.
- 6.- DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005 [0.13] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
- 7.- DIMENSION b1 & c1 APPLIED TO BASE METAL ONLY.
- 8.- DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 9.- OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	2.18	2.39	.086	.094	
A1	—	0.13	—	.005	
b	0.64	0.89	.025	.035	
b1	0.65	0.79	.025	.031	7
b2	0.76	1.14	.030	.045	
b3	4.95	5.46	.195	.215	4
c	0.46	0.61	.018	.024	
c1	0.41	0.56	.016	.022	7
c2	0.46	0.89	.018	.035	
D	5.97	6.22	.235	.245	6
D1	5.21	—	.205	—	4
E	6.35	6.73	.250	.265	6
E1	4.32	—	.170	—	4
e	2.29 BSC		.090 BSC		
H	9.40	10.41	.370	.410	
L	1.40	1.78	.055	.070	
L1	2.74 BSC		.108 REF.		
L2	0.51 BSC		.020 BSC		
L3	0.89	1.27	.035	.050	4
L4	—	1.02	—	.040	
L5	1.14	1.52	.045	.060	3
ø	0°	10°	0°	10°	
ø1	0°	15°	0°	15°	
ø2	25°	35°	25°	35°	

### LEAD ASSIGNMENTS


### HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN


### IGBT & CoPAK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4.- COLLECTOR

## D-Pak (TO-252AA) Part Marking Information



## I-Pak (TO-251AA) Package Outline (Dimensions are shown in millimeters (inches))



### NOTES:

- 1 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- 2 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 4 THERMAL PAD CONTOUR OPTION WITHIN DIMENSION b4, L2, E1 & D1.
- 5 LEAD DIMENSION UNCONTROLLED IN L3.
- 6 DIMENSION b1, b3 APPLY TO BASE METAL ONLY.
- 7 OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA.
- 8 CONTROLLING DIMENSION : INCHES.


### LEAD ASSIGNMENTS


#### HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN


SYMBOL	DIMENSIONS				NOTES
	MILLIMETERS		INCHES		
	MIN.	MAX.	MIN.	MAX.	
A	2.18	2.39	0.086	.094	4
A1	0.89	1.14	0.035	0.045	
b	0.64	0.89	0.025	0.035	
b1	0.64	0.79	0.025	0.031	
b2	0.76	1.14	0.030	0.045	
b3	0.76	1.04	0.030	0.041	4
b4	5.00	5.46	0.195	0.215	
c	0.46	0.61	0.018	0.024	
c1	0.41	0.56	0.016	0.022	3, 4
c2	.046	0.86	0.018	0.035	
D	5.97	6.22	0.235	0.245	
D1	5.21	—	0.205	—	
E	6.35	6.73	0.250	0.265	
E1	4.32	—	0.170	—	4
e	2.29		0.090 BSC		
L	8.89	9.60	0.350	0.380	4
L1	1.91	2.29	0.075	0.090	
L2	0.89	1.27	0.035	0.050	
L3	1.14	1.52	0.045	0.060	
ø1	0"	15"	0"	15"	

## I-Pak (TO-251AA) Part Marking Information



**D-Pak (TO-252AA) Tape & Reel Information** (Dimensions are shown in millimeters (inches))

**NOTES :**

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.


**NOTES :**

1. OUTLINE CONFORMS TO EIA-481.

**Qualification Information**

Qualification Level		Automotive (per AEC-Q101)	
		Comments: This part number(s) passed Automotive qualification. Infineon's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.	
Moisture Sensitivity Level		D-Pak	MSL1
		I-Pak	
ESD	Machine Model	Class M3 (+/- 400V) <sup>†</sup> AEC-Q101-002	
	Human Body Model	Class H1C (+/- 2000V) <sup>†</sup> AEC-Q101-001	
	Charged Device Model	Class C5 (+/- 2000V) <sup>†</sup> AEC-Q101-005	
RoHS Compliant		Yes	

† Highest passing voltage.

**Revision History**

Date	Comments
10/17/2014	<ul style="list-style-type: none"> <li>Corrected label on SOA curve Fig 8 on page 4.</li> <li>Updated Package outline on page 9 &amp; 10</li> </ul>
10/12/2015	<ul style="list-style-type: none"> <li>Updated datasheet with corporate template</li> <li>Corrected ordering table on page 1.</li> </ul>
10/03/2017	<ul style="list-style-type: none"> <li>Corrected typo error on part marking on page 9 and 10.</li> </ul>

**Published by**  
**Infineon Technologies AG**  
**81726 München, Germany**  
**© Infineon Technologies AG 2015**  
**All Rights Reserved.**

**IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ([www.infineon.com](http://www.infineon.com)).

**WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.