

## TABLE OF CONTENTS

Features .....	1	Driving the AD8276/AD8277 .....	14
Applications.....	1	Input Voltage Range.....	14
General Description .....	1	Power Supplies.....	15
Functional Block Diagrams.....	1	Applications Information .....	16
Revision History .....	2	Configurations.....	16
Specifications.....	3	Differential Output .....	16
Absolute Maximum Ratings.....	5	Current Source.....	17
Thermal Resistance .....	5	Voltage and Current Monitoring.....	17
Maximum Power Dissipation .....	5	Instrumentation Amplifier.....	18
Short-Circuit Current .....	5	RTD .....	18
ESD Caution.....	5	Die Information .....	19
Pin Configurations and Function Descriptions .....	6	Die Specifications and Assembly Recommendations .....	19
Typical Performance Characteristics .....	8	Outline Dimensions .....	20
Theory of Operation .....	14	Ordering Guide .....	22
Circuit Information.....	14		

## REVISION HISTORY

### 11/2019—Rev. C to Rev. D

Changes to General Description .....	1
Changes to Thermal Resistance Section.....	5
Added Figure 6 and Table 7; Renumbered Sequentially .....	6
Changes to Current Source Section and Figure 50 .....	17
Added Die Information Section, Die Specifications and Assembly Recommendations Section, Table 10, and Table 11.....	19
Updated Outline Dimensions .....	20
Changes to Ordering Guide .....	22

### 11/2011—Rev. B to Rev. C

Change to Figure 53 .....	18
---------------------------	----

### 4/2010—Rev. A to Rev. B

Changes to Figure 53.....	18
Updated Outline Dimensions .....	19

### 7/2009—Rev. 0 to Rev. A

Added AD8277 .....	Universal
--------------------	-----------

Changes to Features Section .....	1
Changes to General Description Section .....	1
Added Figure 2; Renumbered Sequentially .....	1
Changes to Specifications Section.....	3
Changes to Figure 3 and Table 5.....	5
Added Figure 5 and Table 7; Renumbered Sequentially .....	7
Changes to Figure 10.....	8
Changes to Figure 34.....	12
Added Figure 36 .....	13
Changes to Input Voltage Range Section .....	14
Changes to Power Supplies Section and Added Figure 40.....	15
Added to Figure 40.....	15
Changes to Differential Output Section .....	16
Added Figure 47 and Changes to Current Source Section .....	17
Added Voltage and Current Monitoring Section and Figure 49.....	17
Moved Instrumentation Amplifier Section and Added RTD Section.....	18
Changes to Ordering Guide .....	20

### 5/2009—Revision 0: Initial Version

## SPECIFICATIONS

Supply voltage ( $V_S$ ) =  $\pm 5$  V to  $\pm 15$  V, reference voltage ( $V_{REF}$ ) = 0 V,  $T_A$  = 25°C, load resistance ( $R_L$ ) = 10 k $\Omega$  connected to ground,  $G = 1$  difference amplifier configuration, unless otherwise noted.

Table 2.

Parameter	Test Conditions/Comments	Grade B			Grade A			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>INPUT CHARACTERISTICS</b>								
System Offset <sup>1</sup>			100	200		100	500	$\mu$ V
vs. Temperature	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			200			500	$\mu$ V
Average Temperature Coefficient	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$		0.5	2		2	5	$\mu\text{V}/^\circ\text{C}$
vs. Power Supply	$V_S = \pm 5$ V to $\pm 18$ V			5			10	$\mu\text{V}/\text{V}$
Common-Mode Rejection Ratio	$V_S = \pm 15$ V, common-mode voltage ( $V_{CM}$ ) = $\pm 27$ V, series resistance ( $R_S$ ) = 0 $\Omega$	86			80			dB
Reference to Input (RTI)								
Input Voltage Range <sup>2</sup>		$-2(V_S + 0.1)$		$+2(V_S - 1.5)$	$-2(V_S + 0.1)$		$+2(V_S - 1.5)$	V
Impedance <sup>3</sup>								
Differential			80			80		k $\Omega$
Common Mode			40			40		k $\Omega$
<b>DYNAMIC PERFORMANCE</b>								
Bandwidth				550			550	kHz
Slew Rate		0.9		1.1	0.9		1.1	V/ $\mu$ s
Settling Time to 0.01%	10 V step on output, load capacitance ( $C_L$ ) = 100 pF			15			15	$\mu$ s
Settling Time to 0.001%				16			16	$\mu$ s
Channel Separation	$f = 1$ kHz			130			130	dB
<b>GAIN</b>								
Gain Error			0.005	0.02		0.01	0.05	%
Gain Drift	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			1			5	ppm/ $^\circ\text{C}$
Gain Nonlinearity	Output voltage ( $V_{OUT}$ ) = 20 V p-p			5			10	ppm
<b>OUTPUT CHARACTERISTICS</b>								
Output Voltage Swing <sup>4</sup>	$V_S = \pm 15$ V, $R_L = 10$ k $\Omega$ , $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$	$-V_S + 0.2$		$+V_S - 0.2$	$-V_S + 0.2$		$+V_S - 0.2$	V
Short-Circuit Current Limit			$\pm 15$			$\pm 15$		mA
Capacitive Load Drive			200			200		pF
<b>NOISE<sup>5</sup></b>								
Output Voltage Noise	$f = 0.1$ Hz to 10 Hz		2			2		$\mu\text{V p-p}$
	$f = 1$ kHz		65	70		65	70	nV/ $\sqrt{\text{Hz}}$
<b>POWER SUPPLY</b>								
Supply Current <sup>6</sup>				200			200	$\mu$ A
vs. Temperature	$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$			250			250	$\mu$ A
Operating Voltage Range <sup>7</sup>		$\pm 2$		$\pm 18$	$\pm 2$		$\pm 18$	V
<b>TEMPERATURE RANGE</b>								
Operating Range		$-40$		$+125$	$-40$		$+125$	$^\circ\text{C}$

<sup>1</sup> Includes input bias and offset current errors, referred to output (RTO).

<sup>2</sup> The input voltage range can also be limited by the absolute maximum input voltage or by the output swing. See the Input Voltage Range section in the Theory of Operation section for details.

<sup>3</sup> Internal resistors are trimmed to be ratio matched and have  $\pm 20\%$  absolute accuracy.

<sup>4</sup> Output voltage swing varies with supply voltage and temperature. See Figure 19 through Figure 22 for details.

<sup>5</sup> Includes amplifier voltage and current noise, as well as noise from internal resistors.

<sup>6</sup> Supply current varies with supply voltage and temperature. See Figure 23 and Figure 25 for details.

<sup>7</sup> Unbalanced dual supplies can be used, such as  $-V_S = -0.5$  V and  $+V_S = +2$  V. The positive supply rail must be at least 2 V above the negative supply and reference voltage.

$V_S = +2.7\text{ V to } \pm 5\text{ V}$ ,  $V_{REF} = \text{midsupply}$ ,  $T_A = 25^\circ\text{C}$ ,  $R_L = 10\text{ k}\Omega$  connected to midsupply,  $G = 1$  difference amplifier configuration, unless otherwise noted.

Table 3.

Parameter	Test Conditions/Comments	Grade B			Grade A			Unit
		Min	Typ	Max	Min	Typ	Max	
INPUT CHARACTERISTICS								
System Offset <sup>1</sup>			100	200		100	500	$\mu\text{V}$
vs. Temperature	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			200			500	$\mu\text{V}$
Average Temperature Coefficient	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$		0.5	2		2	5	$\mu\text{V}/^\circ\text{C}$
vs. Power Supply	$V_S = \pm 5\text{ V to } \pm 18\text{ V}$			5			10	$\mu\text{V}/\text{V}$
Common-Mode Rejection Ratio (RTI)	$V_S = 2.7\text{ V}$ , $V_{CM} = 0\text{ V to } 2.4\text{ V}$ , $R_S = 0\ \Omega$	86			80			dB
	$V_S = \pm 5\text{ V}$ , $V_{CM} = -10\text{ V to } +7\text{ V}$ , $R_S = 0\ \Omega$	86			80			dB
Input Voltage Range <sup>2</sup>		$-2(V_S + 0.1)$		$+2(V_S - 1.5)$	$-2(V_S + 0.1)$		$+2(V_S - 1.5)$	V
Impedance <sup>3</sup>								
Differential			80			80		k $\Omega$
Common Mode			40			40		k $\Omega$
DYNAMIC PERFORMANCE								
Bandwidth			450			450		kHz
Slew Rate			1.0			1.0		V/ $\mu\text{s}$
Settling Time to 0.01%	8 V step on output, $C_L = 100\text{ pF}$ , $V_S = 10\text{ V}$		5			5		$\mu\text{s}$
Channel Separation	$f = 1\text{ kHz}$		130			130		dB
GAIN								
Gain Error			0.005	0.02		0.01	0.05	%
Gain Drift	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			1			5	ppm/ $^\circ\text{C}$
OUTPUT CHARACTERISTICS								
Output Swing <sup>4</sup>	$R_L = 10\text{ k}\Omega$ , $T_A = -40^\circ\text{C to } +85^\circ\text{C}$	$-V_S + 0.1$		$+V_S - 0.15$	$-V_S + 0.1$		$+V_S - 0.15$	V
Short-Circuit Current Limit			$\pm 10$			$\pm 10$		mA
Capacitive Load Drive			200			200		pF
NOISE <sup>5</sup>								
Output Voltage Noise	$f = 0.1\text{ Hz to } 10\text{ Hz}$		2			2		$\mu\text{V p-p}$
	$f = 1\text{ kHz}$		65			65		nV/ $\sqrt{\text{Hz}}$
POWER SUPPLY								
Supply Current <sup>6,7</sup>	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			200			200	$\mu\text{A}$
Operating Voltage Range		2.0		36	2.0		36	V
TEMPERATURE RANGE								
Operating Range		-40		+125	-40		+125	$^\circ\text{C}$

<sup>1</sup> Includes input bias and offset current errors, RTO.

<sup>2</sup> The input voltage range may also be limited by absolute maximum input voltage or by the output swing. See the Input Voltage Range section in the Theory of Operation section for details.

<sup>3</sup> Internal resistors are trimmed to be ratio matched and have  $\pm 20\%$  absolute accuracy.

<sup>4</sup> Output voltage swing varies with supply voltage and temperature. See Figure 19 through Figure 22 for details.

<sup>5</sup> Includes amplifier voltage and current noise, as well as noise from internal resistors.

<sup>6</sup> Supply current varies with supply voltage and temperature. See Figure 24 and Figure 25 for details.

<sup>7</sup> Power dissipation ( $P_{DISS}$ ) at quiescent condition is computed by multiplying the supply voltage and quiescent supply current ( $I_Q$ ).  $P_{DISS} = V_S \times I_Q$ ,  $P_{DISS} = 2.7\text{ V} \times 200\ \mu\text{A}$ ,  $P_{DISS} = 0.54\text{ mW}$ .

## ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Rating
Supply Voltage	$\pm 18$ V
Maximum Voltage at Any Input Pin	$-V_S + 40$ V
Minimum Voltage at Any Input Pin	$+V_S - 40$ V
Storage Temperature Range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Specified Temperature Range	$-40^\circ\text{C}$ to $+85^\circ\text{C}$
Package Glass Transition Temperature ( $T_G$ )	$150^\circ\text{C}$

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Close attention to PCB thermal design is required.

$\theta_{JA}$  is junction-to-ambient thermal resistance and  $\theta_{JC}$  is junction-to-case thermal resistance.

Table 5.

Package Type	$\theta_{JA}$ <sup>1</sup>	$\theta_{JC}$	Unit
RM-8	135	67.8	$^\circ\text{C}/\text{W}$
R-8	121	57.6	$^\circ\text{C}/\text{W}$
R-14	105	35.8	$^\circ\text{C}/\text{W}$

<sup>1</sup> The  $\theta_{JA}$  values in Table 5 assume a 4-layer JEDEC standard board with zero airflow.

### MAXIMUM POWER DISSIPATION

The maximum safe power dissipation for the AD8276/AD8277 is limited by the associated rise in junction temperature ( $T_J$ ) on the die. At approximately  $150^\circ\text{C}$ , which is the glass transition temperature, the properties of the plastic change. Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, permanently shifting the parametric performance of the amplifiers. Exceeding a temperature of  $150^\circ\text{C}$  for an extended period may result in a loss of functionality.




Figure 3. Maximum Power Dissipation vs. Ambient Temperature

### SHORT-CIRCUIT CURRENT

The AD8276/AD8277 have built in, short-circuit protection that limits the output current (see Figure 26 for more information). While the short-circuit condition itself does not damage the device, the heat generated by the condition can cause the device to exceed its maximum junction temperature, with corresponding negative effects on reliability. Figure 3 and Figure 26, combined with knowledge of the supply voltages and ambient temperature of the device, can be used to determine whether a short circuit can cause the device to exceed its maximum junction temperature.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. AD8276 8-Lead MSOP Pin Configuration




Figure 5. AD8276 8-Lead SOIC Pin Configuration

Table 6. AD8276 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	REF	Reference Voltage Input.
2	-IN	Inverting Input.
3	+IN	Noninverting Input.
4	-VS	Negative Supply.
5	SENSE	Sense Terminal.
6	OUT	Output.
7	+VS	Positive Supply.
8	NC	No Connect. This pin is not internally connected.




Figure 6. AD8276 7-Pad CHIP Pad Configuration

Table 7. AD8276 Pad Function Descriptions<sup>1</sup>

Pad No.	Mnemonic	X Coordinate	Y Coordinate	Description
1	REF	-512	+412	Reference Voltage Input
2	-IN	-512	+167	Inverting Input
3	+IN	-512	-188	Noninverting Input
4	-VS	-106	-400	Negative Supply
5	SENSE	+511	-376	Sense Terminal
6	OUT	+530	0	Output
7	+VS	+329	+453	Positive Supply

<sup>1</sup> All dimensions are referenced from the center of the die to the center of each bond pad.




Figure 7. AD8277 14-Lead SOIC Pin Configuration

Table 8. AD8277 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	NC	No Connect. This pin is not internally connected.
2	-INA	Channel A Inverting Input.
3	+INA	Channel A Noninverting Input.
4	-VS	Negative Supply.
5	+INB	Channel B Noninverting Input.
6	-INB	Channel B Inverting Input.
7	NC	No Connect. This pin is not internally connected.
8	REFB	Channel B Reference Voltage Input.
9	OUTB	Channel B Output.
10	SENSEB	Channel B Sense Terminal.
11	+VS	Positive Supply.
12	SENSEA	Channel A Sense Terminal.
13	OUTA	Channel A Output.
14	REFA	Channel A Reference Voltage Input.

### TYPICAL PERFORMANCE CHARACTERISTICS

$V_S = \pm 15\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $R_L = 10\text{ k}\Omega$  connected to ground,  $G = 1$  difference amplifier configuration, unless otherwise noted. SD is standard deviation.




Figure 8. Distribution of Typical System Offset Voltage




Figure 11. System Offset vs. Temperature, Normalized at 25°C




Figure 9. Distribution of Typical Common-Mode Rejection Ratio




Figure 12. Gain Error vs. Temperature, Normalized at 25°C




Figure 10. CMRR vs. Temperature, Normalized at 25°C




Figure 13. Gain vs. Frequency,  $V_S = \pm 15\text{ V}, +2.7\text{ V}$




Figure 14. CMRR vs. Frequency

07692-011




Figure 17. Input Common-Mode Voltage vs. Output Voltage, 5 V and 2.7 V Supplies,  $V_{REF} = \text{Midsupply}$

07692-014




Figure 15. PSRR vs. Frequency

07692-012




Figure 18. Input Common-Mode Voltage vs. Output Voltage, 5 V and 2.7 V Supplies,  $V_{REF} = 0\text{ V}$

07692-015




Figure 16. Input Common-Mode Voltage vs. Output Voltage,  $\pm 15\text{ V}$  and  $\pm 5\text{ V}$  Supplies

07692-013




Figure 19. Output Voltage Swing (V) Referred to Supply Voltages vs. Supply Voltage Per Channel and Temperature,  $R_L = 10\text{ k}\Omega$

07692-016






Figure 20. Output Voltage Swing (V) Referred to Supply Voltages vs. Supply Voltage Per Channel and Temperature,  $R_L = 2\text{ k}\Omega$




Figure 23. Supply Current Per Channel vs. Dual Supply Voltage,  $V_{IN} = 0\text{ V}$




Figure 21. Output Voltage Swing (V) Referred to Supply Voltages vs. Load Resistance and Temperature,  $V_S = \pm 15\text{ V}$




Figure 24. Supply Current Per Channel vs. Single-Supply Voltage,  $V_{IN} = 0\text{ V}$ ,  $V_{REF} = 0\text{ V}$




Figure 22. Output Voltage Swing (V) Referred to Supply Voltages vs. Output Current and Temperature,  $V_S = \pm 15\text{ V}$




Figure 25. Supply Current Per Channel vs. Temperature




Figure 26. Short-Circuit Current Per Channel vs. Temperature




Figure 27. Slew Rate vs. Temperature,  $V_{IN} = 20\text{ V p-p}$ , 1 kHz




Figure 28. Gain Nonlinearity,  $V_S = \pm 15\text{ V}$ ,  $R_L \geq 2\text{ k}\Omega$




Figure 29. Large Signal Pulse Response and Settling Time, 10 V Step,  $V_S = \pm 15\text{ V}$




Figure 30. Large Signal Pulse Response and Settling Time, 2 V Step,  $V_S = 2.7\text{ V}$




Figure 31. Large Signal Step Response




Figure 32. Maximum Output Voltage vs. Frequency,  $V_S = \pm 15\text{ V}, \pm 5\text{ V}$




Figure 35. Small Signal Overshoot vs. Capacitive Load,  $R_L \geq 2\text{ k}\Omega$




Figure 33. Maximum Output Voltage vs. Frequency,  $V_S = 5\text{ V}, 2.7\text{ V}$




Figure 36. Voltage Noise Density vs. Frequency




Figure 34. Small Signal Step Response for Various Capacitive Loads




Figure 37. 0.1 Hz to 10 Hz Voltage Noise




Figure 38. Channel Separation vs. Frequency

## THEORY OF OPERATION

### CIRCUIT INFORMATION

Each channel of the AD8276/AD8277 consists of a low power, low noise op amp and four laser trimmed on-chip resistors. These resistors can be externally connected to make a variety of amplifier configurations, including difference, noninverting, and inverting configurations. Taking advantage of the integrated resistors of the AD8276/AD8277 provides the designer with several benefits over a discrete design, including smaller size, lower cost, and improved ac and dc performance. See Figure 1.

### DC Performance

Much of the dc performance of op amp circuits depends on the accuracy of the surrounding resistors. Using superposition to analyze a typical difference amplifier circuit, as is shown in Figure 39, the output voltage is found to be

$$V_{OUT} = V_{IN+} \left( \frac{R2}{R1 + R2} \right) \left( 1 + \frac{R4}{R3} \right) - V_{IN-} \left( \frac{R4}{R3} \right)$$

This equation demonstrates that the gain accuracy and CMRR of the AD8276/AD8277 is determined primarily by the matching of resistor ratios. Even a 0.1% mismatch in one resistor degrades the CMRR to 66 dB for a  $G = 1$  difference amplifier.

The difference amplifier output voltage equation can be reduced to

$$V_{OUT} = \frac{R4}{R3} (V_{IN+} - V_{IN-})$$

as long as the following ratio of the resistors is tightly matched:

$$\frac{R2}{R1} = \frac{R4}{R3}$$

The resistors on the AD8276/AD8277 are laser trimmed to match accurately. As a result, the AD8276/AD8277 provide superior performance over a discrete solution, enabling higher CMRR, higher gain accuracy, and lower gain drift, even over a wide temperature range.

### AC Performance

Component sizes and trace lengths are much smaller in an IC than on a PCB, therefore, the corresponding parasitic elements are also smaller, which results in improved ac performance of the AD8276/AD8277. For example, the positive and negative input terminals of the AD8276/AD8277 op amps are intentionally not pinned out, meaning that there is no direct connection to the inputs of the amplifier. The op amps are connected internally through the resistors, and there is no direct access to the pins. By not connecting these nodes to the traces on the PCB, the capacitance remains low, resulting in improved loop stability and excellent CMRR over frequency of 86 dB.

### DRIVING THE AD8276/AD8277

Care must be taken to drive the AD8276/AD8277 with a low impedance source, for example, another amplifier. Source resistance of even a few kilohms ( $k\Omega$ ) can unbalance the resistor ratios and, therefore, significantly degrade the gain accuracy and CMRR of the AD8276/AD8277. Because all configurations present several kilohms of input resistance, the AD8276/AD8277 do not require a high current drive from the source and therefore are easy to drive.

### INPUT VOLTAGE RANGE

The AD8276/AD8277 are able to measure input voltages beyond the supply rails. The internal resistors divide down the voltage before it reaches the internal op amp and provide protection to the op amp inputs. Figure 39 shows an example of how the voltage division works in a difference amplifier configuration. For the AD8276/AD8277 to measure correctly, the input voltages at the input nodes of the internal op amp must stay below 1.5 V of the positive supply rail and can exceed the negative supply rail by 0.1 V. Refer to the Power Supplies section for more details.




Figure 39. Voltage Division in the Difference Amplifier Configuration

The AD8276/AD8277 have integrated ESD diodes at the inputs that provide overvoltage protection. This feature simplifies system design by eliminating the need for additional external protection circuitry, and enables a more robust system.

The voltages at any of the inputs of the devices can safely range from  $+V_S - 40$  V up to  $-V_S + 40$  V. For example, on  $\pm 10$  V supplies, input voltages can go as high as  $\pm 30$  V. Care must be taken to not exceed the  $+V_S - 40$  V to  $-V_S + 40$  V input limits to avoid risking damage to the devices.

## POWER SUPPLIES

The AD8276/AD8277 operate over a wide range of supply voltages. They can operate on a single supply as low as 2 V and as high as 36 V, under appropriate setup conditions.

For optimal performance, the user must ensure that the internal op amp is biased correctly through proper setup conditions. The internal input terminals of the op amp must have sufficient voltage headroom to operate properly. Proper operation of the device requires at least 1.5 V between the positive supply rail and the op amp input terminals. This relationship is expressed in the following equation:

$$\frac{R1}{R1 + R2} \times V_{REF} < +V_S - 1.5V$$

For example, when operating on a  $+V_S = 2V$  single supply and  $V_{REF} = 0V$ , it can be seen from Figure 40 that the input terminals of the op amp are biased at 0 V, allowing more than the required 1.5 V headroom. However, if  $V_{REF} = 1V$  under the same conditions, the input terminals of the op amp are biased at 0.5 V, barely allowing the required 1.5 V headroom. This setup does not allow any practical voltage swing on the noninverting input. Therefore, the user must increase the supply voltage or decrease  $V_{REF}$  to restore proper operation.

The AD8276/AD8277 are typically specified at single and dual supplies, but they can be used with unbalanced supplies, as well, for example,  $-V_S = -5V$ ,  $+V_S = 20V$ . The difference between the two supplies must be kept below 36 V. The positive supply rail must be at least 2 V above the negative supply and reference voltage.




Figure 40. Ensure Sufficient Voltage Headroom on the Internal Op Amp Inputs

Use a stable dc voltage to power the AD8276/AD8277. Noise on the supply pins can adversely affect performance. Place a bypass capacitor of 0.1  $\mu F$  between each supply pin and ground, as close as possible to each supply pin. Use a tantalum capacitor of 10  $\mu F$  between each supply and ground. The tantalum capacitor can be farther away from the supply pins and, typically, other precision integrated circuits can share the capacitor.

## APPLICATIONS INFORMATION CONFIGURATIONS

The AD8276/AD8277 can be configured in several ways (see Figure 42 to Figure 46). Note that Figure 43 shows the AD8276/AD8277 as difference amplifiers with a midsupply reference voltage at the noninverting input, allowing the AD8276/AD8277 to be used as a level shifter, which is appropriate in single-supply applications that are referenced to midsupply.

As with the other inputs, the reference must be driven with a low impedance source to maintain the internal resistor ratio. An example using the low power, low noise OP1177 as a reference is shown in Figure 41.




Figure 41. Driving the Reference Pin




Figure 42. Difference Amplifier, Gain = 1




Figure 43. Difference Amplifier, Gain = 1, Referenced to Midsupply




Figure 44. Inverting Amplifier, Gain = -1




Figure 45. Noninverting Amplifier, Gain = 1




Figure 46. Noninverting Amplifier, Gain = 2

## DIFFERENTIAL OUTPUT

Certain systems require a differential signal for improved performance, such as the inputs to differential analog-to-digital converters. Figure 47 shows how the AD8276/AD8277 can be used to convert a single-ended output from an AD8226 instrumentation amplifier into a differential signal. The internal matched resistors of the AD8276/AD8277 at the inverting input maximize gain accuracy while generating a differential signal. The resistors at the noninverting input can be used as a divider to set and track the common-mode voltage accurately to midsupply, especially when running on a single supply or in an environment where the supply fluctuates. The resistors at the noninverting input can also be shorted and set to any appropriate bias voltage. Note that the  $V_{BIAS} = V_{CM}$  node indicated in Figure 47 is internal to the AD8276/AD8277 because it is not pinned out, meaning that there is no direct connection to the inputs of the amplifier. Figure 47 represents a differential output amplifier configuration with the use of +OUT and -OUT.




Figure 47. Differential Output with Supply Tracking on Common-Mode Voltage Reference

The differential output voltage and common-mode voltage of the AD8226 is shown in the following equations:

$$V_{DIFF\_OUT} = V_{+OUT} - V_{-OUT} = Gain_{AD8226} \times (V_{+IN} - V_{-IN})$$

$$V_{CM} = (+V_S - (-V_S))/2 = V_{BIAS}$$

Refer to the AD8226 data sheet for additional information.




Figure 48. AD8277 Differential Output Configuration

The two difference amplifiers of the AD8277 can be configured to provide a differential output, as shown in Figure 48. This differential output configuration is suitable for various applications, such as strain gage excitation and single-ended-to-differential conversion. The differential output voltage has a gain of 2 as shown in the following equation:

$$V_{DIFF\_OUT} = V_{+OUT} - V_{-OUT} = 2 \times (V_{+IN} - V_{-IN})$$

**CURRENT SOURCE**

The AD8276 difference amplifier can be implemented as part of a voltage to current converter or a precision constant current source, as shown in Figure 50. Using an integrated precision solution such as the AD8276 provides several advantages over a discrete solution, including space-saving, improved gain accuracy, and temperature drift. The internal resistors are tightly matched to minimize error and temperature drift. If the external resistors, R1 and R2, are not well matched, they become a significant source of error in the system. Therefore, precision resistors are recommended to maintain performance. The ADR4525 provides a precision voltage reference that also reduces error in the signal chain.

The AD8276 has rail-to-rail output capability that allows higher current outputs.




Figure 50. Constant Current Source

**VOLTAGE AND CURRENT MONITORING**

Voltage and current monitoring is critical in the following applications: power line metering, power line protection, motor control applications, and battery monitoring. The AD8276/AD8277 can be used to monitor voltages and currents in a system, as shown in Figure 49. As the signals monitored by the AD8276/AD8277 rise above or drop below critical levels, a circuit event can be triggered to correct the situation or raise a warning.




Figure 49. Voltage and Current Monitoring in 3-Phase Power Line Protection Using the AD8276

Figure 49 shows an example of how the AD8276/AD8277 can be used to monitor voltage and current on a 3-phase power supply. I<sub>1</sub> through I<sub>3</sub> are the currents to be monitored, and V<sub>1</sub> through V<sub>3</sub> are the voltages to be monitored on each phase. I<sub>c</sub> and V<sub>c</sub> are the common or zero lines. Couplers or transformers interface the power lines to the front-end circuitry and provide attenuation, isolation, and protection.

On the current monitoring side, current transformers (CTs) step down the power line current and isolate the front-end circuitry from the high voltage and high current lines. Across the inputs of each difference amplifier is a shunt resistor that converts the coupled current into a voltage. The value of the resistor is determined by the characteristics of the coupler or transformer and desired input voltage ranges to the AD8276/AD8277.



On the voltage monitoring side, potential transformers (PTs) are used to provide coupling and galvanic isolation. The PTs present a load to the power line and step down the voltage to a measurable level. The AD8276/AD8277 help to build a robust system because it allows input voltages that are almost double its supply voltage, while providing additional input protection in the form of the integrated ESD diodes.

Not only does the AD8276/AD8277 monitor the voltage and currents on the power lines, the AD8276/AD8277 are able to reject very high common-mode voltages that may appear at the inputs. The AD8276/AD8277 also perform the differential to single-ended conversion on the input voltages. The 80 kΩ differential input impedance that the AD8276/AD8277 presents is high enough that it does not load the input signals.




Figure 51. AD8276 Monitoring Current Through a Shunt Resistor

Figure 51 shows how the AD8276 can be used to monitor the current through a small shunt resistor ( $R_{SH}$ ), which is useful in power critical applications such as motor control (current sense) and battery monitoring.

**INSTRUMENTATION AMPLIFIER**

The AD8276/AD8277 can be used as building blocks for a low power, low cost instrumentation amplifier. An instrumentation amplifier provides high impedance inputs and delivers high CMRR. Combining the AD8276/AD8277 with an Analog Devices, Inc., low power amplifier (see Table 9) creates a precise, power efficient voltage measurement solution suitable for power critical systems.




Figure 52. Low Power Precision Instrumentation Amplifier

**Table 9. Low Power Op Amps**

Op Amp (A1, A2)	Features
AD8506	Dual micropower op amp
AD8607	Precision dual micropower op amp
AD8617	Low cost CMOS micropower op amp
AD8667	Dual precision CMOS micropower op amp

It is preferable to use dual op amps for the high impedance inputs because their performance is matched and track each other over temperature compared to discrete amplifiers. The AD8276 difference amplifiers cancel out common-mode errors from the input op amps, if they track each other. The differential gain accuracy of the in-amp is proportional to how well the input feedback resistors ( $R_F$ ) match each other. The CMRR of the in-amp increases as the differential gain is increased ( $1 + 2R_F/R_G$ ), but a higher gain also reduces the common-mode voltage range. Note that dual supplies must be used for proper operation of this configuration.

Refer to *A Designer's Guide to Instrumentation Amplifiers* for more design ideas and considerations.

**RTD**

Resistive temperature detectors (RTDs) are often measured remotely in industrial control systems. The wire lengths needed to connect the RTD to a controller add significant cost and resistance errors to the measurement. The AD8276/AD8277 difference amplifier is effective in measuring errors caused by wire resistance in remote 3-wire RTD systems, allowing the user to cancel out the errors introduced by the wires. The gain drift of the AD8276/AD8277 provides accurate measurements and stable performance over a wide temperature range.




Figure 53. 3-Wire RTD Cable Resistance Error Measurement


**DIE INFORMATION****DIE SPECIFICATIONS AND ASSEMBLY RECOMMENDATIONS****Table 10. Die Specifications**

<b>Parameter</b>	<b>Value</b>	<b>Unit</b>
Scribe Line Width	90	μm
Die Size	1390 × 2085	μm
Thickness	305	μm
Backside	Negative supply	Not applicable
Passivation	1 (silicon nitride)	μm
Polyimide	18	μm
Bond Pads (Minimum)	70 × 70	μm
Bond Pad Composition	98.5 aluminum (Al)/1.0 silicon (Si)/0.5 copper (Cu)	%

**Table 11. Assembly Recommendations**

<b>Assembly Component</b>	<b>Recommendation</b>
Die Attach	Hitachi CEL 9240HF10AK
Bonding Method	Gold ball or aluminum wedge
Bonding Sequence	Unspecified

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 54. 8-Lead Mini Small Outline Package [MSOP] (RM-8)

Dimensions shown in millimeters

10-07-2009-B



COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 55. 8-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

012407-A





Figure 56. 7-Pad Bare Die [CHIP]  
(C-7-8)  
Dimensions shown in millimeters

03-11-2019-A



COMPLIANT TO JEDEC STANDARDS MS-012-AB  
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

000000A

Figure 57. 14-Lead Standard Small Outline Package [SOIC\_N]  
 Narrow Body (R-14)  
 Dimensions shown in millimeters and (inches)

**ORDERING GUIDE**

Model <sup>1, 2</sup>	Temperature Range	Package Description	Package Option	Marking Code
AD8276ARMZ	-40°C to +85°C	8-Lead MSOP	RM-8	H1P
AD8276ARMZ-R7	-40°C to +85°C	8-Lead MSOP, 7" Tape and Reel	RM-8	H1P
AD8276ARMZ-RL	-40°C to +85°C	8-Lead MSOP, 13" Tape and Reel	RM-8	H1P
AD8276ARZ	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8276ARZ-R7	-40°C to +85°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	
AD8276ARZ-RL	-40°C to +85°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	
AD8276BRMZ	-40°C to +85°C	8-Lead MSOP	RM-8	H1Q
AD8276BRMZ-R7	-40°C to +85°C	8-Lead MSOP, 7" Tape and Reel	RM-8	H1Q
AD8276BRMZ-RL	-40°C to +85°C	8-Lead MSOP, 13" Tape and Reel	RM-8	H1Q
AD8276BRZ	-40°C to +85°C	8-Lead SOIC_N	R-8	
AD8276BRZ-R7	-40°C to +85°C	8-Lead SOIC_N, 7" Tape and Reel	R-8	
AD8276BRZ-RL	-40°C to +85°C	8-Lead SOIC_N, 13" Tape and Reel	R-8	
AD8276-CHIPS-WP	-40°C to +85°C	7-Pad Bare Die [CHIP], Waffle Pack	C-7-8	
AD8277ARZ	-40°C to +85°C	14-Lead SOIC_N	R-14	
AD8277ARZ-R7	-40°C to +85°C	14-Lead SOIC_N, 7" Tape and Reel	R-14	
AD8277ARZ-RL	-40°C to +85°C	14-Lead SOIC_N, 13" Tape and Reel	R-14	
AD8277BRZ	-40°C to +85°C	14-Lead SOIC_N	R-14	
AD8277BRZ-R7	-40°C to +85°C	14-Lead SOIC_N, 7" Tape and Reel	R-14	
AD8277BRZ-RL	-40°C to +85°C	14-Lead SOIC_N, 13" Tape and Reel	R-14	

<sup>1</sup> Z = RoHS Compliant Part.

<sup>2</sup> The AD8276-CHIPS-WP is a RoHS Compliant Part.