# TABLE OF CONTENTS

Features 1
Applications1
Functional Block Diagram1
General Description1
Revision History 2
Specifications
Electrical Characteristics—5 kΩ Version
Electrical Characteristics—10 k $\Omega,$ 50 k $\Omega,$ and 100 k $\Omega$ . Versions
Timing Characteristics—5 kΩ, 10 kΩ, 50 kΩ, and 100 kΩ Versions
Absolute Maximum Ratings 6
ESD Caution
Pin Configuration and Function Descriptions7
Typical Performance Characteristics
Test Circuits

### **REVISION HISTORY**

### 5/12—Rev. E to Rev. F

1/11—Rev. D to Rev. E
Changes to Ordering Guide
Removed Evaluation Board Section17
Changes to Figure 16 10
Changes to Figure 159
Changes to IDD Parameters, Table 2 4
Changes to IDD Parameters, Table 1
Changes to Features and General Description Sections1

Change to	Table 1, Added Output Logic Low	. 3
e	Table 2, Added Output Logic Low	

### 3/10-Rev. C to Rev. D

Changes to Table 9 and Table 1014
10/09—Rev. B to Rev. C
Changes to Zero-Scale Error (10 k $\Omega)$ Parameter, Table 2
Changes to Ordering Guide

I <sup>2</sup> C Interface 1	13
Theory of Operation 1	4
Programming the Variable Resistor1	4
Programming the Potentiometer Divider1	15
I <sup>2</sup> C-Compatible 2-Wire Serial Bus 1	15
Level Shifting for Bidirectional Interface1	6
ESD Protection 1	6
Terminal Voltage Operating Range 1	6
Maximum Operating Current 1	6
Power-Up Sequence 1	6
Layout and Power Supply Bypassing 1	17
Constant Bias to Retain Resistance Setting 1	17
Outline Dimensions 1	8
Ordering Guide 1	8

### 3/07—Rev. A to Rev. B

Changes to General Description Section	1
Added Table 8	
Changes to I <sup>2</sup> C-Compatible 2-Wire Serial Bus Section	15
Changes to Ordering Guide	
7/06—Rev. 0 to Rev. A	
Updated Format	Universal
Changes to Absolute Maximum Ratings section	6

### **SPECIFICATIONS**

### ELECTRICAL CHARACTERISTICS—5 k $\Omega$ VERSION

 $V_{\text{DD}}$  = 5 V  $\pm$  10% or 3 V  $\pm$  10%,  $V_{\text{A}}$  =  $V_{\text{DD}}$ , –40°C <  $T_{\text{A}}$  < +125°C, unless otherwise noted.

#### Table 1.

Parameter	Symbol	Conditions	Min	Typ1	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL	$R_{WB}$ , $V_A$ = no connect	-1.5	±0.1	+1.5	LSB
Resistor Integral Nonlinearity <sup>2</sup>	R-INL	$R_{WB}$ , $V_A$ = no connect	-4	±0.75	+4	LSB
Nominal Resistor Tolerance <sup>3</sup>	$\Delta R_{AB}$		-30		+30	%
Resistance Temperature Coefficient <sup>3</sup>	$\Delta R_{AB}/\Delta T$			45		ppm/°C
Output Resistance	R <sub>WB</sub>	Code = 0x00		75	300	Ω
DC CHARACTERISTICS—POTENTIOMETER DIVIDER MODE						
Differential Nonlinearity <sup>4</sup>	DNL		-1	±0.1	+1	LSB
Integral Nonlinearity <sup>4</sup>	INL		-1	±0.2	+1	LSB
Voltage Divider Temperature Coefficient	$\Delta V_w / \Delta T$	Code = 0x40		15		ppm/°C
Full-Scale Error	VWFSE	Code = 0x7F	-3	-2	0	LSB
Zero-Scale Error	V <sub>wzse</sub>	Code = 0x00	0	1	2	LSB
RESISTOR TERMINALS						
Voltage Range⁵	$V_{A,}V_{W}$		GND		V <sub>DD</sub>	V
Capacitance A <sup>6</sup>	C <sub>A</sub>	f = 1 MHz, measured to GND, code = 0x40		45		рF
Capacitance W <sup>6</sup>	Cw	f = 1 MHz, measured to GND,		τJ		р
cupacitance w	C**	code = 0x40		60		pF
Common-Mode Leakage	Ісм	$V_A = V_{DD}/2$		1		nA
DIGITAL INPUTS AND OUTPUTS			1			
Input Logic High	VIH	$V_{DD} = 5 V$	2.4			v
Input Logic Low	VIL	$V_{DD} = 5 V$			0.8	v
Input Logic High	VIH	$V_{DD} = 3 V$	2.1			v
Input Logic Low	VIL	$V_{DD} = 3 V$			0.6	v
Input Current	I <sub>IL</sub>	$V_{IN} = 0 V \text{ or } 5 V$			±1	μA
Input Capacitance <sup>6</sup>	C <sub>IL</sub>			5		pF
Output Logic Low (SDA)	V <sub>OL</sub>	$I_{OL} = 3 \text{ mA}$			0.4	V
		$I_{OL} = 6 \text{ mA}$			0.6	v
POWER SUPPLIES						
Power Supply Range	V <sub>DD RANGE</sub>		2.7		5.5	v
Supply Current	I <sub>DD</sub>	$V_{DD} = 5.5 \text{ V}; V_{IH} = V_{DD} \text{ or } V_{IL} = GND$		3	7	μA
		$V_{DD} = 5 V; V_{H} = V_{DD} \text{ or } V_{IL} = GND$		2.5	5.2	μA
		$V_{DD} = 3.3 \text{ V}; V_{H} = V_{DD} \text{ or } V_{IL} = \text{GND}$		0.9	2	μΑ
Power Dissipation <sup>7</sup>	P <sub>DISS</sub>	$V_{IH} = 5 V \text{ or } V_{IL} = 0 V, V_{DD} = 5 V$			40	μW
Power Supply Sensitivity	PSSR	$V_{DD} = 5 V \pm 10\%$ ,				
		code = midscale		±0.003	±0.05	%/%
DYNAMIC CHARACTERISTICS <sup>6, 8</sup>						
Bandwidth –3 dB	BW_5 K	$R_{AB} = 5 k\Omega$ , code = 0x40		1.2		MHz
Total Harmonic Distortion	THDw	$V_A = 1 V rms$ , $V_B = 0 V$ , $f = 1 kHz$		0.05		%
V <sub>w</sub> Settling Time	ts	$V_A = 5 V, \pm 1 LSB$ error band		1		μs
Resistor Noise Voltage Density	e <sub>N_WB</sub>	$R_{WB} = 2.5 \text{ k}\Omega, R_s = 0 \Omega$		6		nV/√Hz

<sup>1</sup> Typical specifications represent average readings at 25°C and  $V_{DD} = 5$  V.

<sup>2</sup> Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.

 ${}^{3}V_{A} = V_{DD}$ , wiper (V<sub>W</sub>) = no connect.

<sup>4</sup> INL and DNL are measured at  $V_W$ , with the RDAC configured as a potentiometer divider similar to a voltage output DAC.  $V_A = V_{DD}$  and  $V_B = 0$  V.

DNL specification limits of  $\pm 1$  LSB maximum are guaranteed monotonic under operating conditions.

<sup>5</sup> Resistor Terminal A and Resistor Terminal W have no limitations on polarity with respect to each other.

<sup>6</sup> Guaranteed by design and not subject to production test.

 $^7$  P<sub>DISS</sub> is calculated from (I<sub>DD</sub>  $\times$  V<sub>DD</sub>). CMOS logic level inputs result in minimum power dissipation.

<sup>8</sup> All dynamic characteristics use  $V_{DD} = 5$  V.

### ELECTRICAL CHARACTERISTICS—10 k\Omega, 50 k\Omega, AND 100 k\Omega VERSIONS

 $V_{\rm DD}$  = 5 V  $\pm$  10% or 3 V  $\pm$  10%,  $V_{\rm A}$  =  $V_{\rm DD},$  –40°C <  $T_{\rm A}$  < +125°C, unless otherwise noted.

### Table 2.

Parameter	Symbol	Conditions	Min	Тур¹	Max	Unit
DC CHARACTERISTICS—RHEOSTAT MODE						
Resistor Differential Nonlinearity <sup>2</sup>	R-DNL	R <sub>WB</sub> , V <sub>A</sub> = no connect	-1	±0.1	+1	LSB
Resistor Integral Nonlinearity <sup>2</sup>	R-INL	R <sub>wB</sub> , V <sub>A</sub> = no connect	-2	±0.25	+2	LSB
Nominal Resistor Tolerance <sup>3</sup>	$\Delta R_{AB}$		-20		+20	%
Resistance Temperature Coefficient <sup>3</sup>	$\Delta R_{AB} / \Delta T$			45		ppm/°C
Output Resistance	RwB	Code = 0x00		75	300	Ω
DC CHARACTERISTICS—POTENTIOMETER						
DIVIDER MODE						
Differential Nonlinearity <sup>4</sup>	DNL		-1	±0.1	+1	LSB
Integral Nonlinearity <sup>4</sup>	INL		-1	±0.2	+1	LSB
Voltage Divider Temperature Coefficient	$\Delta V_w / \Delta T$	Code = 0x40		15		ppm/°C
Full-Scale Error (50 kΩ, 100 kΩ)	VWFSE	Code = 0x7F	-1	-1	0	LSB
Zero-Scale Error (50 kΩ, 100 kΩ)	V <sub>WZSE</sub>	Code = 0x00	0	0.4	1	LSB
Full-Scale Error (10 kΩ)	VWFSE	Code = 0x7F	-2	-0.5	0	LSB
Zero-Scale Error (10 kΩ)	V <sub>WZSE</sub>	$V_{DD} = 4.5 V$ to 5.5 V, code = 0x00	0	0.5	1	LSB
		$V_{DD} = 2.7 V \text{ to } 4.4 V, \text{ code} = 0x00$	0	0.5	1.2	LSB
RESISTOR TERMINALS						
Voltage Range⁵	$V_{A,}V_{W}$		GND		V <sub>DD</sub>	V
Capacitance A <sup>6</sup>	CA	f = 1 MHz, measured to GND,				
		code = 0x40		45		рF
Capacitance W <sup>6</sup>	Cw	f = 1 MHz, measured to GND,				
		code = 0x40		60		pF
Common-Mode Leakage	Ісм	$V_A = V_{DD}/2$		1		nA
DIGITAL INPUTS AND OUTPUTS						
Input Logic High	VIH	$V_{DD} = 5 V$	2.4			V
Input Logic Low	VIL	$V_{DD} = 5 V$			0.8	V
Input Logic High	VIH	$V_{DD} = 3 V$	2.1			V
Input Logic Low	VIL	$V_{DD} = 3 V$			0.6	V
Input Current	lı∟	$V_{IN} = 0 V \text{ or } 5 V$			±1	μΑ
Input Capacitance <sup>6</sup>	CIL			5		pF
Output Logic Low (SDA)	V <sub>OL</sub>	$I_{OL} = 3 \text{ mA}$			0.4	V
		$I_{OL} = 6 \text{ mA}$			0.6	V
POWER SUPPLIES						
Power Supply Range	$V_{\text{DD RANGE}}$		2.7		5.5	V
Supply Current	I <sub>DD</sub>	$V_{\text{DD}}$ = 5.5 V; $V_{\text{IH}}$ = $V_{\text{DD}}$ or $V_{\text{IL}}$ = GND		3	7	μA
		$V_{DD} = 5 V; V_{IH} = V_{DD} \text{ or } V_{IL} = GND$		2.5	5.2	μA
		$V_{DD} = 3.3 \text{ V}; V_{IH} = V_{DD} \text{ or } V_{IL} = GND$		0.9	2	μA
Power Dissipation <sup>7</sup>	P <sub>DISS</sub>	$V_{IH} = 5 \text{ V or } V_{IL} = 0 \text{ V}, V_{DD} = 5 \text{ V}$			40	μW
Power Supply Sensitivity	PSSR	$V_{DD} = 5 V \pm 10\%$ , code = midscale		±0.01	±0.02	%/%

### **Data Sheet**

# AD5247

Parameter	Symbol	Conditions	Min	Тур¹	Max	Unit
DYNAMIC CHARACTERISTICS <sup>6, 8</sup>						
Bandwidth –3 dB	BW	$\begin{split} R_{AB} &= 10 \; k\Omega/50 \; k\Omega/100 \; k\Omega, \\ code &= 0x40 \end{split}$		600/100/40		kHz
Total Harmonic Distortion	THDw	$V_A = 1 V \text{ rms}, f = 1 \text{ kHz}, R_{AB} = 10 \text{ k}\Omega$		0.05		%
V <sub>w</sub> Settling Time (10 kΩ/50 kΩ/100 kΩ)	ts	$V_A = 5 V \pm 1 LSB$ error band		2		μs
Resistor Noise Voltage Density	e <sub>N_WB</sub>	$R_{WB} = 5 \ k\Omega, R_S = 0$		9		nV/√Hz

<sup>1</sup> Typical specifications represent average readings at 25°C and  $V_{DD} = 5$  V. <sup>2</sup> Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.

 ${}^{3}V_{A} = V_{DD}$ , wiper (V<sub>W</sub>) = no connect.

 $^4$  INL and DNL are measured at V<sub>W</sub>, with the RDAC configured as a potentiometer divider similar to a voltage output DAC. V<sub>A</sub> = V<sub>DD</sub> and V<sub>B</sub> = 0 V.

DNL specification limits of  $\pm 1$  LSB maximum are guaranteed monotonic operating conditions.

<sup>5</sup> Resistor Terminal A and Resistor Terminal W have no limitations on polarity with respect to each other.

<sup>6</sup> Guaranteed by design, not subject to production test.

<sup>7</sup> P<sub>DISS</sub> is calculated from ( $I_{DD} \times V_{DD}$ ). CMOS logic level inputs result in minimum power dissipation.

<sup>8</sup> All dynamic characteristics use  $V_{DD} = 5$  V.

#### TIMING CHARACTERISTICS—5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , AND 100 k $\Omega$ VERSIONS

 $V_{DD} = 5 \text{ V} \pm 10\%$  or  $3 \text{ V} \pm 10\%$ ,  $V_A = V_{DD}$ ,  $-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$ , unless otherwise noted.

#### Table 3.

Parameter <sup>1, 2, 3</sup>	Symbol	Min	Typ⁴	Max	Unit
SCL Clock Frequency	f <sub>SCL</sub>			400	kHz
Bus Free Time Between Stop and Start, tBUF	t1	1.3			μs
Hold Time (Repeated Start), t <sub>HD;STA</sub> <sup>5</sup>	t <sub>2</sub>	0.6			μs
Low Period of SCL Clock, t <sub>LOW</sub>	t <sub>3</sub>	1.3			μs
High Period of SCL Clock, t <sub>HIGH</sub>	t4	0.6		50	μs
Setup Time for Repeated Start Condition, tSU(STA	t <sub>5</sub>	0.6			μs
Data Hold Time, t <sub>HD;DAT</sub>	t <sub>6</sub>			0.9	μs
Data Setup Time, t <sub>SU;DAT</sub>	t <sub>7</sub>	100			ns
Fall Time of Both SDA and SCL Signals, t $_{ m F}$	t <sub>8</sub>			300	ns
Rise Time of Both SDA and SCL Signals, $t_R$	t <sub>9</sub>			300	ns
Setup Time for Stop Condition, tsu;sto	t10	0.6			μs

<sup>1</sup> Specifications apply to all parts.

<sup>2</sup> Guaranteed by design, not subject to production test.

<sup>3</sup> See timing diagrams (Figure 2, Figure 33, and Figure 34) for locations of measured values.

<sup>4</sup> Typical specifications represent average readings at 25°C and  $V_{DD} = 5$  V.

<sup>5</sup> After this period, the first clock pulse is generated.




Figure 2. I<sup>2</sup>C Interface, Detailed Timing Diagram

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}$ C, unless otherwise noted.

#### Table 4.

Parameter	Rating
V <sub>DD</sub> to GND	–0.3 V to +7 V
V <sub>A</sub> , V <sub>W</sub> to GND	V <sub>DD</sub>
Terminal Current, Ax to Bx, Ax to Wx, Bx to Wx	
Pulsed <sup>1</sup>	±20 mA
Continuous	±5 mA
Digital Inputs and Output Voltage to GND	0 V to $V_{\text{DD}}$ + 0.3 V
Operating Temperature Range	-40°C to +125°C
Maximum Junction Temperature (T <sub>JMAX</sub> )	150°C
Storage Temperature Range	–65°C to +150°C
Thermal Resistance $\theta_{JA^2}$ : (SC70-6)	340°C/W
Reflow Soldering Peak Temperature	
SnPb	240°C
Pb-Free	260°C

<sup>1</sup> Maximum terminal current is bounded by the maximum current handling of the switches, maximum power dissipation of the package, and maximum applied voltage across any two of the A, B, and W terminals at a given resistance.

<sup>2</sup>Package power dissipation =  $(T_{JMAX} - T_A)/\theta_{JA}$ .


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.


# **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




#### **Table 5. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1	V <sub>DD</sub>	Positive Power Supply.
2	GND	Digital Ground and B Termination Voltage.
3	SCL	Serial Clock Input; Positive Edge Triggered.
4	SDA	Serial Data Input/Output.
5	W	Terminal W.
6	А	Terminal A.

# **TYPICAL PERFORMANCE CHARACTERISTICS**





# **Data Sheet**





Figure 15. ΔR<sub>WB</sub>/ΔT vs. Code

10M

10M

10M






Figure 24. Digital Feedthrough

# **TEST CIRCUITS**

Figure 27 to Figure 32 define the test conditions used in the Specifications section.





Figure 27. Potentiometer Divider Nonlinearity Error (INL, DNL)



03876-028




Figure 28. Resistor Position Nonlinearity Error (R-INL, R-DNL)





Figure 31. Gain vs. Frequency






Figure 32. Common-Mode Leakage Current

# I<sup>2</sup>C INTERFACE

The following abbreviations are used in this section:

- S = start condition
- P = stop condition
- A = acknowledge
- X = don't care


- $\overline{W} = write$
- R = read
- A6, A5, A4, A3, A2, A1, A0 = address bits
- D6, D5, D4, D3, D2, D1, D0 = data bits

#### Table 6. Write Mode


S	A6	A5	A4	A3	A2	A1	A0	W	Α	X	D6	D5	D4	D3	D2	D1	D0	Α	Ρ
	Slave Address Byte											Data	Byte						

#### Table 7. Read Mode

S	A6	A5	A4	A3	A2	A1	A0	R	Α	0	D6	D5	D4	D3	D2	D1	D0	Α	Ρ
	Slave Address Byte											Data	Byte						



#### Figure 33. Writing to the RDAC Register



#### Figure 34. Reading from the RDAC Register

#### Table 8. I<sup>2</sup>C Slave Addresses

Slave Addresses							Slave Address								
Model	A6	A5	A4	A3	A2	A1	A0	Model	A6	A5	A4	A3	A2	A1	A0
AD5247BKS5-R2	0	1	0	1	1	1	0	AD5247BKS50-RL7	0	1	0	1	1	1	0
AD5247BKS5-RL7	0	1	0	1	1	1	0	AD5247BKSZ50-RL7	0	1	0	1	1	1	0
AD5247BKSZ5-RL7	0	1	0	1	1	1	0	AD5247BKS100-R2	0	1	0	1	1	1	0
AD5247BKS10-R2	0	1	0	1	1	1	0	AD5247BKSZ100-R2	0	1	0	1	1	1	0
AD5247BKS10-RL7	0	1	0	1	1	1	0	AD5247BKS100-RL7	0	1	0	1	1	1	0
AD5247BKSZ10-RL7	0	1	0	1	1	1	0	AD5247BKSZ100-RL7	0	1	0	1	1	1	0
AD5247BKSZ10-1RL7	0	0	1	0	1	1	1	AD5247BKSZ100-1RL7	0	0	1	0	1	1	1
AD5247BKSZ10-2RL7	0	0	1	0	1	1	0	AD5247BKSZ100-2RL7	0	0	1	0	1	1	0
AD5247BKS50-R2	0	1	0	1	1	1	0								

### THEORY OF OPERATION

The AD5247 is a 128-position, digitally-controlled variable resistor (VR) device. An internal power-on preset places the wiper at midscale during power-on, which simplifies the default condition recovery at power-up.

### **PROGRAMMING THE VARIABLE RESISTOR**

#### **Rheostat Operation**

The nominal resistance ( $R_{AB}$ ) of the RDAC between Terminal A and Terminal B is available in 5 k $\Omega$ , 10 k $\Omega$ , 50 k $\Omega$ , and 100 k $\Omega$ . The final two or three digits of the part number determine the nominal resistance value; for example, 10 k $\Omega$  = 10 and 50 k $\Omega$  = 50. The  $R_{AB}$  of the VR has 128 contact points accessed by the wiper terminal, plus the B terminal contact. The 7-bit data in the RDAC latch is decoded to select one of the 128 possible settings.

Assuming a 10 k $\Omega$  part is used, the wiper's first connection starts at the B terminal for Data 0x00. Because there is a 50  $\Omega$  wiper contact resistance, such a connection yields a minimum of 100  $\Omega$  (2  $\times$  50  $\Omega$ ) resistance between Terminal W and Terminal B. The second connection is the first tap point, corresponding to 178  $\Omega$  (RwB = RAB/128 + Rw = 78  $\Omega$  + 2  $\times$  50  $\Omega$ ) for Data 0x01. The third connection is the next tap point, representing 256  $\Omega$  (2  $\times$  78  $\Omega$  + 2  $\times$  50  $\Omega$ ) for Data 0x02, and so on. Each LSB data value increase moves the wiper up the resistor ladder until the last tap point is reached at 10,100  $\Omega$  (RaB + 2  $\times$  Rw).

Figure 35 shows a simplified diagram of the equivalent RDAC circuit where the last resistor string is not accessed.




Figure 35. AD5247 Equivalent RDAC Circuit

The general equation determining the digitally programmed output resistance between W and B is

$$R_{WB}(D) = \frac{D}{128} \times R_{AB} + 2 \times R_{W} \tag{1}$$

where:

*D* is the decimal equivalent of the binary code loaded in the 7-bit RDAC register.

 $R_{AB}$  is the end-to-end resistance.

 $R_W$  is the wiper resistance contributed by the on resistance of the internal switch.

In summary, if  $R_{AB} = 10 \text{ k}\Omega$  and the Terminal A is open-circuited, the output resistance  $R_{WB}$ , shown in Table 9, is set for the indicated RDAC latch codes.

Table 9. Codes and Corresponding RwB Resistance

D (Decimal)	R <sub>w</sub> (Ω)	Output State
127	10,072	Full scale ( $R_{AB} + 2 \times R_W$ )
64	5150	Midscale
1	228	1 LSB
0	150	Zero scale (wiper contact resistance)

Note that in the zero-scale condition, a finite resistance of 100  $\Omega$  between Terminal W and Terminal B is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA. Otherwise, degradation or possible destruction of the internal switch contact can occur.

Similar to the mechanical potentiometer, the resistance of the RDAC between Wiper W and Terminal A also produces a digitally controlled complementary resistance,  $R_{WA}$ . When these terminals are used, the Terminal B can be opened. Set the resistance value for  $R_{WA}$  to start at a maximum value of resistance and to decrease the data loaded in the latch increases in value. The general equation for this operation is

$$R_{WA}(D) = \frac{128 - D}{128} \times R_{AB} + 2 \times R_{W}$$
(2)

If  $R_{AB} = 10 \text{ k}\Omega$  and the B terminal is open-circuited, the output resistance,  $R_{WA}$ , shown in Table 10, is set for the indicated RDAC latch codes.

Table 10.	Codes and	Corres	ponding	RwA	Resistance
-----------	-----------	--------	---------	-----	------------

Typical device-to-device matching is process lot dependent and can vary by up to  $\pm 30\%$ . Because the resistance element is processed in thin film technology, the change in R<sub>AB</sub> with temperature has a very low 45 ppm/°C temperature coefficient.

### PROGRAMMING THE POTENTIOMETER DIVIDER

#### Voltage Output Operation

The digital potentiometer easily generates a voltage divider at wiper-to-B and wiper-to-A, proportional to the input voltage at A-to-B. Unlike the polarity of  $V_{DD}$  to GND, which must be positive, voltage across A-to-B, W-to-A, and W-to-B can be at either polarity.

If ignoring the effect of the wiper resistance for approximation, connecting the Terminal A to 5 V and the Terminal B to ground produces an output voltage at the wiper-to-B starting at 0 V up to 1 LSB less than 5 V. Each LSB of voltage is equal to the voltage applied across Terminal A and Terminal B divided by the 128 positions of the potentiometer divider. The general equation defining the output voltage at V<sub>w</sub> with respect to ground for any valid input voltage applied to Terminal A and Terminal B is

$$V_W(D) = \frac{D}{128} \times V_A \tag{3}$$

A more accurate calculation that includes the effect of wiper resistance,  $V_{\text{W}},$  is

$$V_W(D) = \frac{R_{WB}(D)}{R_{AB}} \times V_A \tag{4}$$

Operation of the digital potentiometer in the divider mode results in a more accurate operation over temperature. Unlike rheostat mode, divider mode makes the output voltage mainly on the ratio of Internal Resistor  $R_{WA}$  to Internal Resistor  $R_{WB}$ , and not the absolute values. Therefore, the temperature drift reduces to 15 ppm/°C.

### I<sup>2</sup>C-COMPATIBLE 2-WIRE SERIAL BUS

The first byte of the AD5247 is a slave address byte (see the I<sup>2</sup>C Interface section). It has a 7-bit slave address and an R/W bit. The 5 k $\Omega$  and 50 k $\Omega$  options support one 7-bit slave address while the 10 k $\Omega$  and 100 k $\Omega$  options each have three hard-coded slave address options available (see Table 8 for a full list of slave address locations). The extra hard coded slave addresses on the 10 k $\Omega$  and 100 k $\Omega$  options allow users to employ up to three of these devices on one I<sup>2</sup>C bus. The seven MSBs of the slave address are followed by 0 for a write command or 1 to place the device in read mode.


The 2-wire I<sup>2</sup>C serial bus protocol operates as follows:

- 1. The master initiates a data transfer by establishing a start condition, which is when a high-to-low transition on the SDA line occurs while SCL is high (see Figure 33). The following byte is the slave address byte, consisting of the 7-bit slave address followed by an R/W bit (this bit determines whether data is read from or written to the slave device). The slave, whose address corresponds to the transmitted address, responds by pulling the SDA line low during the ninth clock pulse (this is termed the acknowledge bit). At this stage, all other devices on the bus remain idle while the selected device waits for data to be written to or read from its serial register. If the R/W bit is high, the master reads from the slave device.
- 2. In write mode, after acknowledgement of the slave address byte, the next byte is the data byte. Data is transmitted over the serial bus in sequences of nine clock pulses (eight data bits followed by an acknowledge bit). The transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 33).
- 3. In read mode, after acknowledgment of the slave address byte, data is received over the serial bus in sequences of nine clock pulses (a slight difference from write mode, where eight data bits are followed by an acknowledge bit). Similarly, the transitions on the SDA line must occur during the low period of SCL and remain stable during the high period of SCL (see Figure 34).
- 4. When all data bits have been read or written, a stop condition is established by the master. A stop condition is defined as a low-to-high transition on the SDA line while SCL is high. In write mode, the master pulls the SDA line high during the 10<sup>th</sup> clock pulse to establish a stop condition (see Figure 33). In read mode, the master issues a no acknowledge for the ninth clock pulse (that is, the SDA line low before the 10<sup>th</sup> clock pulse, which goes high to establish a stop condition (see Figure 34).

A repeated write function gives the user flexibility to update the RDAC output a number of times after addressing the part only once. For example, after the RDAC has acknowledged its slave address in the write mode, the RDAC output updates on each successive byte. If different instructions are needed, the write/read mode has to start again with a new slave address and data byte. Similarly, a repeated read function of the RDAC is also allowed.

### LEVEL SHIFTING FOR BIDIRECTIONAL INTERFACE

While most legacy systems can be operated at one voltage, a new component can be optimized at another voltage. When two systems operate the same signal at two different voltages, proper level shifting is needed. For instance, users can employ a 3.3 V E<sup>2</sup>PROM to interface with a 5 V digital potentiometer. A level shifting scheme is needed to enable a bidirectional communication so that the setting of the digital potentiometer can be stored in and retrieved from the E<sup>2</sup>PROM. Figure 36 shows one of the level-shifting implementations. M1 and M2 can be any N-channel signal FETs, or if V<sub>DD</sub> falls below 2.5 V, M1 and M2 can be low threshold FETs such as the FDV301N.





### **ESD PROTECTION**

All digital inputs are protected with a series input resistor and parallel Zener ESD structures as shown in Figure 37. This applies to digital input pins (SDA and SCL).




Figure 37. ESD Protection of Digital Pins

### **TERMINAL VOLTAGE OPERATING RANGE**

The AD5247  $V_{DD}$  and GND power supply defines the boundary conditions for proper 3-terminal digital potentiometer operation. Supply signals present on Terminal A and Terminal W that exceed  $V_{DD}$  or GND are clamped by the internal forward biased diodes (see Figure 38).





Figure 38. Maximum Terminal Voltages Set by V<sub>DD</sub> and GND

### MAXIMUM OPERATING CURRENT

At low code values, the user should be aware that, due to low resistance values, the current through the RDAC might exceed the 5 mA limit. In Figure 39, a 5 V supply is placed on the wiper, and the current through Terminal W and Terminal B is plotted with respect to code. A line is also drawn denoting the 5 mA current limit. Note that at low code values (particularly for the 5 k $\Omega$  and 10 k $\Omega$  options), the current level increases significantly. Care should be taken to limit the current flow between W and B in this state to a maximum continuous current of 5 mA and a maximum pulse current of no more than 20 mA. Otherwise, degradation or possible destruction of the internal switch contacts can occur.



**POWER-UP SEQUENCE** 

Because the ESD protection diodes limit the voltage compliance at Terminal A and Terminal W (see Figure 38), it is important to power  $V_{DD}$ /GND before applying any voltage to Terminal A and Terminal W; otherwise, the diode is forward-biased such that  $V_{DD}$  is powered unintentionally and can affect the rest of the user's circuit. The ideal power-up sequence is in the following order: GND,  $V_{DD}$ , digital inputs,  $V_A$ , and  $V_W$ . The relative order of powering  $V_A$  and  $V_W$  and the digital inputs is not important as long as they are powered after  $V_{DD}$ /GND.

### LAYOUT AND POWER SUPPLY BYPASSING

It is good practice to employ a compact, minimum lead-length layout design. The leads to the inputs should be as direct as possible with minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is good practice to bypass the power supplies with quality capacitors for optimum stability. Supply leads to the device should be bypassed with 0.01  $\mu F$  to 0.1  $\mu F$  disc or chip ceramic capacitors. Low ESR 1  $\mu F$  to 10  $\mu F$  tantalum or electrolytic capacitors should also be applied at the supplies to minimize any transient disturbance and low frequency ripple (see Figure 40). Note that the digital ground should also be joined remotely to the analog ground at one point to minimize the ground bounce.





Figure 40. Power Supply Bypassing

### CONSTANT BIAS TO RETAIN RESISTANCE SETTING

For users who desire nonvolatility but cannot justify the additional cost for the EEMEM, the AD5247 can be considered a low cost alternative because it maintains a constant bias to retain the wiper setting. The AD5247 is specifically designed with low power in mind, which allows low power consumption even in battery-operated systems.


Figure 41 demonstrates the power consumption from a 3.4 V 450 mA/hr Li-Ion cell phone battery, which is connected to the

AD5247. The measurement over time shows that the device draws approximately 1.3  $\mu$ A and consumes negligible power. Over a course of 30 days, the battery was depleted by less than 2%, the majority of which was due to the intrinsic leakage current of the battery itself.



This demonstrates that constantly biasing the potentiometer is a practical approach. Most portable devices do not require the removal of batteries for charging. Although the resistance setting of the AD5247 is lost when the battery needs replacement, such events occur rather infrequently. As a result, this inconvenience is justified by the lower cost and smaller size offered by the AD5247. If total power is lost, the user should be provided with a means to adjust the setting accordingly.

# **OUTLINE DIMENSIONS**



### **ORDERING GUIDE**

Model <sup>1</sup>	R <sub>AB</sub> (kΩ)	Temperature Range	Package Description <sup>2</sup>	Package Option	Branding
AD5247BKSZ5-RL7	5	-40°C to +125°C	6-lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	D96
AD5247BKSZ10-RL7	10	-40°C to +125°C	6-lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	D95
AD5247BKSZ10-1RL7	10	–40°C to +125°C	6-lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	D5E
AD5247BKSZ10-2RL7	10	-40°C to +125°C	6-lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	DAK
AD5247BKSZ50-RL7	50	–40°C to +125°C	6-lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	D97
AD5247BKSZ100-R2	100	-40°C to +125°C	6-lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	D98
AD5247BKSZ100-RL7	100	–40°C to +125°C	6-lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	D98
AD5247BKSZ100-1RL7	100	-40°C to +125°C	6-lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	DAJ
AD5247BKSZ100-2RL7	100	-40°C to +125°C	6-lead Thin Shrink Small Outline Transistor Package [SC70]	KS-6	DAL
EVAL-AD5247DBZ			Evaluation Board		

 $^{1}$  Z = RoHS compliant part.

 $^2$  The evaluation board is shipped with the 10 k $\Omega$  R<sub>AB</sub> resistor option; however, the board is compatible with all available resistor value options.

# NOTES

### NOTES

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

©2003–2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D03876-0-5/12(F)



www.analog.com

Rev. F | Page 20 of 20