December 2013



# 74LCX14 Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs

### Features

- 5V tolerant inputs
- 2.3V–3.6V V<sub>CC</sub> specifications provided
- 6.5ns t<sub>PD</sub> max. (V<sub>CC</sub> = 3.3V), 10µA I<sub>CC</sub> max.
- Power down high impedance inputs and outputs
- ±24mA output drive (V<sub>CC</sub> = 3.0V)
- Implements proprietary noise/EMI reduction circuitry
- Latch-up performance exceeds JEDEC 78 conditions
- ESD performance:
- Human body model > 2000V
- Machine model > 200V
- Leadless DQFN package

## General Description

The LCX14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin than conventional inverters.

The LCX14 has hysteresis between the positive-going and negative-going input thresholds (typically 1.0V) which is determined internally by transistor ratios and is essentially insensitive to temperature and supply voltage variations.

The inputs tolerate voltages up to 7V allowing the interface of 5V, 3V and 2.5V systems.

The 74LCX14 is fabricated with advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

### **Ordering Information**

Order Number	Package Number	Package Description			
74LCX14M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow			
74LCX14SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide			
74LCX14BQX <sup>(1)</sup>	MLP14A	14-Terminal Depopulated Quad Very-Thin Flat Pack No Leads (DQFN), JEDEC MO-241, 2.5 x 3.0mm			
74LCX14MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide			

### Note:


1. DQFN package available in Tape and Reel only.


Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

All packages are lead free per JEDEC: J-STD-020B standard.

74LCX14 Rev. 1.7.1

#### **Connection Diagrams** Pin Assignments for SOIC, SOP, and TSSOP 14 • V<sub>CC</sub> I<sub>0</sub> 13 $\overline{0}_0$ $I_5$ 12 $\overline{0}_5$ h 11 $\overline{0}_1$ ١ 10 ō, 1<sub>2</sub> q f $\overline{0}_2$ 13 8 ō, GND Pad Assignments for DQFN





1

2

(Top View)

(Bottom View)

## **Pin Description**

 $\overline{O}_0$ 

ō


12

Pin Names	Description
l <sub>n</sub>	Inputs
Ōn	Outputs
DAP	No Connect

Note: DAP (Die Attach Pad)

©1995 Fairchild Semiconductor Corporation

## Logic Symbol



## **Truth Table**

Input	Output
A	ō
L	Н
Н	L

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
VI	DC Input Voltage	-0.5V to +7.0V
Vo	DC Output Voltage, Output in HIGH or LOW State <sup>(2)</sup>	-0.5V to V <sub>CC</sub> + 0.5V
I <sub>IK</sub>	DC Input Diode Current, V <sub>I</sub> < GND	–50mA
I <sub>ОК</sub>	DC Output Diode Current	
	V <sub>O</sub> < GND	–50mA
	V <sub>O</sub> > V <sub>CC</sub>	+50mA
Ι <sub>Ο</sub>	DC Output Source/Sink Current	±50mA
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100mA
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C

### Note:

2. I<sub>O</sub> Absolute Maximum Rating must be observed.

## Recommended Operating Conditions<sup>(3)</sup>

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Units
V <sub>CC</sub>	Supply Voltage			
	Operating		3.6	V
	Data Retention	1.5	3.6	
VI	Input Voltage	0	5.5	V
Vo	Output Voltage, HIGH or LOW State	0	V <sub>CC</sub>	V
I <sub>OH</sub> / I <sub>OL</sub>	Output Current			
	$V_{CC} = 3.0V - 3.6V$		±24	mA
	V <sub>CC</sub> = 2.7V–3.0V		±12	
	V <sub>CC</sub> = 2.3V–2.7V		±8	

### Note:

3. Unused inputs must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

				$T_A = -40^{\circ}C$	to +85°C	Units
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Min.	Max.	
V <sub>t+</sub>	Positive Input Threshold	2.5		0.9	1.7	V
		3.0		1.2	2.2	
V <sub>t</sub>	Negative Input Threshold	2.5		0.4	1.1	V
		3.0		0.6	1.5	
V <sub>H</sub>	Hysteresis	2.5		0.3	1.0	V
		3.0		0.4	1.2	
V <sub>OH</sub>	HIGH Level Output Voltage	2.3–3.6	I <sub>OH</sub> = -100μA	V <sub>CC</sub> - 0.2		V
		2.3	I <sub>OH</sub> = -8mA	1.8		
		2.7	$I_{OH} = -12mA$	2.2		
		3.0	$I_{OH} = -18 \text{mA}$	2.4		
		3.0	$I_{OH} = -24mA$	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	2.3–3.6	I <sub>OL</sub> = 100μA		0.2	V
		2.3	I <sub>OL</sub> = 8mA		0.6	
		2.7	$I_{OL} = 12mA$		0.4	
		3.0	I <sub>OL</sub> = 16mA		0.4	
		3.0	$I_{OL} = 24 \text{mA}$		0.55	
l <sub>l</sub>	Input Leakage Current	2.3–3.6	$0 \le V_I \le 5.5V$		±5.0	μA
I <sub>OFF</sub>	Power-Off Leakage Current	0	$V_{\rm I}$ or $V_{\rm O} = 5.5 V$		10	μA
I <sub>CC</sub>	Quiescent Supply Current	2.3–3.6	$V_{I} = V_{CC}$ or GND		10	μA
			$3.6V \le V_I \le 5.5V$		±10	
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	2.3–3.6	$V_{IH} = V_{CC} - 0.6V$		500	μA

### **AC Electrical Characteristics**

		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C, R_L = 500\Omega$						
		$\begin{array}{c} V_{CC}=3.3V\pm0.3V,\\ C_{L}=50pF \end{array}$		V <sub>CC</sub> = 2.7V, C <sub>L</sub> = 50pF		$\label{eq:V_CC} \begin{split} V_{CC} &= 2.5V \pm 0.2V, \\ C_L &= 30 pF \end{split}$		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.5	6.5	1.5	7.5	1.5	7.8	ns
t <sub>OSHL</sub> , t <sub>OSLH</sub>	Output to Output Skew <sup>(4)</sup>		1.0					ns

#### Note:

4. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).


## **Dynamic Switching Characteristics**


				$T_A = 25^{\circ}C$	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Typical	Unit
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	3.3	$C_L = 50 pF, V_{IH} = 3.3V, V_{IL} = 0V$	0.8	V
		2.5	$C_L = 30 pF$ , $V_{IH} = 2.5 V$ , $V_{IL} = 0 V$	0.6	
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	3.3	$C_L = 50 pF, V_{IH} = 3.3V, V_{IL} = 0V$	-0.8	V
		2.5	$C_{L} = 30 pF, V_{IH} = 2.5V, V_{IL} = 0V$	-0.6	

## Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3 V$ , $V_I = 0 V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , f = 10MHz	25	pF








74LCX14 — Low Voltage Hex Inverter with 5V Tolerant Schmitt Trigger Inputs

## **Tape and Reel Specification**

### **Tape Format for DQFN**

Package Designator	Tape Section	Number of Cavities	Cavity Status	Cover Tape Status
BQX	Leader (Start End)	125 (Typ.)	Empty	Sealed
	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (Тур.)	Empty	Sealed

### Tape Dimensions inches (millimeters)



©1995 Fairchild Semiconductor Corporation 74LCX14 Rev. 1.7.1

12mm

13.0 (330.0)

0.059 (1.50)


0.724 (18.4)

0.488 (12.4)

0.795 (20.20)


2.165 (55.00)


0.512 (13.00)




#### Downloaded from Arrow.com.

.rrow.com.









### NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DRAWING FILENAME: MKT-M14Drev4.







0.10(M) C A B

 $\oplus$ 

2.50±0.05

0.25±0.05

30.0±31.1

6

8

**BOTTOM VIEW** 

2.00

05.0

۶ŀ

0.50


13


E. DRAWING FILENAME: MKT-MLP14Arev2.


-CHIHOHINA

- EXISTING INDUSTRY LAND PATTERN. D. LAND PATTERN RECOMMENDATION IS
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.











ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC

Downloaded from Arrow.com.