Contents

1	Bloc	k diagram and pin configuration5
2	Elec	trical specifications
	2.1	Absolute maximum ratings
	2.2	Thermal data 8
	2.3	Electrical characteristics
	2.4	Waveforms
	2.5	Electrical characteristics curves
3	Арр	lication information
	3.1	Load dump protection
	3.2	MCU I/Os protection
	3.3	Current sense and diagnostic
		3.3.1 Short to VCC and OFF-state open-load detection
	3.4	Maximum demagnetization energy (VCC = 13.5 V)
4	Pack	kage and PC board thermal data
	4.1	HPAK thermal data
5	Pack	kage and packing information
	5.1	ECOPACK®31
	5.2	HPAK mechanical data
	5.3	HPAK suggested land pattern
	5.4	Packing information
6	Orde	er codes
7	Revi	sion history



VN5E010AH List of tables

List of tables

Table 1.	Pin functions	5
Table 2.	Suggested connections for unused and not connected pins	6
Table 3.	Absolute maximum ratings	7
Table 4.	Thermal data	8
Table 5.	Power section	9
Table 6.	Switching (VCC = 13 V, Tj = 25 °C)	9
Table 7.	Logic inputs	10
Table 8.	Protection and diagnostics	10
Table 9.	Current sense (8 V < V _{CC} < 18 V)	11
Table 10.	Open load detection (8 V < VCC < 18 V)	12
Table 11.	Truth table	16
Table 12.	Electrical transient requirements (part 1)	17
Table 13.	Electrical transient requirements (part 2)	17
Table 14.	Electrical transient requirements (part 3)	17
Table 15.	Thermal parameter	30
Table 16.	HPAK mechanical data	32
Table 17.	Device summary	35
Table 18	Document revision history	36



3/37

List of figures VN5E010AH

List of figures

Figure 1.	Block diagram	
Figure 2.	Configuration diagram (top view) not in scale	
Figure 3.	Current and voltage conventions	
Figure 4.	Current sense delay characteristics	
Figure 5.	Open-load OFF-state delay timing	13
Figure 6.	Switching characteristics	
Figure 7.	Delay response time between rising edge of ouput current and rising edge of current sen	se
	(CS enabled)	
Figure 8.	Output voltage drop limitation	
Figure 9.	I _{OUT} /I _{SENSE} vs. I _{OUT}	15
Figure 10.	Maximum current sense ratio drift vs. load current ⁽¹⁾	
Figure 11.	Normal operation	
Figure 12.	Overload or short to GND	
Figure 13.	Intermittent overload	
Figure 14.	OFF-state open-load with external circuitry	
Figure 15.	Short to V _{CC}	
Figure 16.	T_J evolution in overload or short to GND	
Figure 17.	OFF-state output current	
Figure 18.	High-level input current	
Figure 19.	Input clamp voltage	21
Figure 20.	Low-level input voltage	21
Figure 21.	High-level input voltage	21
Figure 22.	Input hysteresis voltage	21
Figure 23.	ON-state resistance vs. Tcase	22
Figure 24.	ON-state resistance vs. VCC	
Figure 25.	Undervoltage shutdown	
Figure 26.	Turn-on voltage slope	22
Figure 27.	ILIMH Vs. Tcase	22
Figure 28.	Turn-off voltage slope	22
Figure 29.	High-level CS_DIS voltage	23
Figure 30.	CS_DIS clamp voltage	23
Figure 31.	Low-level CS_DIS voltage	23
Figure 32.	Application schematic	24
Figure 33.	Current sense and diagnostic	25
Figure 34.	Maximum turn-off current versus inductance ⁽¹⁾	
Figure 35.	PC board ⁽¹⁾	
Figure 36.	Rthj-amb vs. PCB copper area in open box free air condition	
Figure 37.	HPAK thermal impedance junction ambient single pulse	29
Figure 38.	Thermal fitting model of a single-channel HSD in HPAK ⁽¹⁾	29
Figure 39.	HPAK package dimension	31
Figure 40.	HPAK suggested pad layout ⁽¹⁾	33
Figure 41.	HPAK tube shipment (no suffix)	34
Figure 42	HPAK tane and reel (suffix "TR")	34



1 Block diagram and pin configuration

Figure 1. Block diagram




Table 1. Pin functions

Name	Function
V _{CC}	Battery connection
OUT	Power output ⁽¹⁾
GND	Ground connection
IN	Voltage controlled input pin with hysteresis, CMOS compatible. Controls output switch state
CS	Analog CS pin, delivers a current proportional to the load current
CS_DIS	Active high CMOS compatible pin, to disable the CS pin

^{1.} Pins 1 and 7 must be externally tied together.




Figure 2. Configuration diagram (top view) not in scale

Table 2. Suggested connections for unused and not connected pins

			•	
Connection / pin	cs	OUT	IN	CS_DIS
Floating	Not allowed	X	Х	Х
To ground	Through 1 kΩ resistor	Through 22 kΩ resistor	Through 10 kΩ resistor	Through 10 kΩ resistor

2 **Electrical specifications**

 V_{CC} V_{CC} I_{OUT} I_{CSD} OUT CS_DIS V_{OUT} V_{CSD} ISENSE I_{IN} CS V_{IN} V_{SENSE} **GND** I_{GND}

Current and voltage conventions Figure 3.

Absolute maximum ratings 2.1

Stressing the device above the rating listed in the Table 3: Absolute maximum ratings may cause permanent damage to the device . These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality document.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	41	٧
-V _{CC}	Reverse DC supply voltage	16	V
I _{OUT}	DC output current	Internally limited	Α
-l _{OUT}	Reverse DC output current	20	Α
I _{IN}	DC input current	-1 to 10	mA
I _{CSD}	DC current sense disable input current	-1 to 10	mA
V _{CSENSE}	Current sense maximum voltage (V _{CC} > 0)	V _{CC} - 41 +V _{CC}	V V
E _{MAX}	Maximum switching energy (single pulse) (L = 2.2 mH; R_L = 0 Ω ; V_{BAT} = 13.5 V; T_{jstart} = 150 °C; I_{OUT} = $I_{limL}(Typ.)$)	645	mJ

577

Doc ID 15984 Rev 3

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
	Electrostatic discharge (human body model: R = 1.5 k Ω ; C = 100 pF)		
	– IN	4000	V
V_{ESD}	- CS	2000	V
	- CS_DIS	4000	V
	– OUT	5000	V
	- V _{CC}	5000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T _j	Junction operating temperature	-40 to 150	°C
T _{stg}	Storage temperature	-55 to 150	°C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Max. value	Unit
R _{thj-case}	Thermal resistance junction-case	0.55	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	67.7	°C/W

2.3 Electrical characteristics

Values specified in this section are for 8 V < V_{CC} < 28 V, -40 °C < T $_j$ < 150 °C, unless otherwise specified.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4.5	13	28	V
V _{USD}	Undervoltage shutdown			3.5	4.5	V
V _{USDhyst}	Undervoltage shutdown hysteresis			0.5		V
		I _{OUT} = 6 A; T _j = 25 °C		10		
R _{ON}	ON-state resistance	I _{OUT} = 6 A; T _j = 150 °C			20	mΩ
		I _{OUT} = 6 A; V _{CC} = 5 V; T _j = 25 °C			13	
R _{ON-Rev}	R _{DSON} in reverse battery condition	V _{CC} = -13 V; I _{OUT} = -6 A; T _j = 25 °C		10		mΩ
V _{clamp}	Clamp voltage	I _{CC} = 20 mA; I _{OUT} = 0 A	41	46	52	V
1.	Supply ourrent	OFF-state: V_{CC} = 13 V; T_j = 25 °C; V_{IN} = V_{OUT} = V_{SENSE} = 0 V		2	5	μΑ
I _S	Supply current	ON-state: V_{CC} = 13 V; V_{IN} = 5 V; I_{OUT} = 0 A		1.5	3	mA
I _{L(off)}	OEE state output current	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 25 \text{ °C}$	0	0.01	3	
	OFF-state output current	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 125 \text{ °C}$	0		5	μΑ

Table 6. Switching ($V_{CC} = 13 \text{ V}, T_j = 25 ^{\circ}\text{C}$)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$R_L = 2.2 \Omega$ (see <i>Figure 6</i>)	-	40	-	μs
t _{d(off)}	Turn-off delay time	$R_L = 2.2 \Omega$ (see <i>Figure 6</i>)	-	28	-	μs
(dV _{OUT} /dt) _{on}	Turn-on voltage slope	R_L = 2.2 Ω	-	(see Figure 26)	-	V/µs
(dV _{OUT} /dt) _{off}	Turn-off voltage slope	R_L = 2.2 Ω	-	(see Figure 28)	-	V/µs
W _{ON}	Switching energy losses at turn-on (t_{won})	$R_L = 2.2 \Omega$ (see <i>Figure 6</i>)	-	2	-	mJ
W _{OFF}	Switching energy losses at turn-off (t _{woff})	$R_L = 2.2 \Omega$ (see <i>Figure 6</i>)	-	0.6	1	mJ



Doc ID 15984 Rev 3

9/37

Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL}	Low-level input voltage				0.9	V
I _{IL}	Low-level input current	V _{IN} = 0.9 V	1			μA
V _{IH}	High-level input voltage		2.1			V
I _{IH}	High-level input current	V _{IN} = 2.1 V			10	μA
V _{I(hyst)}	Input hysteresis voltage		0.25			V
V	Input clamp voltage	I _{IN} = 1 mA	5.5		7	V
V _{ICL}		I _{IN} = -1 mA		-0.7		
V _{CSDL}	Low-level CS_DIS voltage				0.9	V
I _{CSDL}	Low-level CS_DIS current	V _{CSD} = 0.9 V	1			μA
V _{CSDH}	High-level CS_DIS voltage		2.1			V
I _{CSDH}	High-level CS_DIS current	V _{CSD} = 2.1 V			10	μA
V _{CSD(hyst)}	CS_DIS hysteresis voltage		0.25			V
V	CS DIS clamp voltage	I _{CSD} = 1 mA	5.5		7	V
V _{CSCL}	CS_DIS clamp voltage	I _{CSD} = -1 mA		-0.7		V

Table 8. Protection and diagnostics⁽¹⁾

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		V _{CC} = 13 V	60	85	120	Α
limH	Short-circuit current	5 V < V _{CC} < 28 V			120	A
I _{limL}	Short-circuit current during thermal cycling	V_{CC} =13 V; $T_R < T_j < T_{TSD}$		21		Α
T _{TSD}	Shutdown temperature		150	175	200	°C
T_{R}	Reset temperature		T _{RS} + 1	T _{RS} + 5		°C
T _{RS}	Thermal reset of status		135			°C
T _{HYST}	Thermal hysteresis (T _{TSD} - T _R)			7		°C
V_{DEMAG}	Turn-off output voltage clamp	I _{OUT} = 2 A; V _{IN} = 0; L = 6 mH	V _{CC} - 41	V _{CC} - 46	V _{CC} - 52	٧
V _{ON}	Output voltage drop limitation	I _{OUT} = 0.5 A; T _j = -40 °C to 150 °C		25		mV

To ensure long term reliability under heavy overload or short-circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles

Table 9. Current sense (8 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
К ₀	I _{OUT} /I _{SENSE}	I_{OUT} = 0.25 A; V_{SENSE} = 0.5 V T_j = -40 °C to 150 °C T_j = 25 °C to 150 °C	3000 3000	7410 7410	12000 11600	
К ₁	I _{OUT} /I _{SENSE}	$I_{OUT} = 6 \text{ A}; V_{SENSE} = 0.5 \text{ V}$ $T_j = -40 \text{ °C to } 150 \text{ °C}$ $T_j = 25 \text{ °C to } 150 \text{ °C}$	5350 5510	6740 6740	8500 7745	
dK ₁ /K ₁ ⁽¹⁾	Current sense ratio drift	$I_{OUT} = 6 \text{ A}; V_{SENSE} = 0.5 \text{ V};$ $V_{CSD} = 0 \text{ V};$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	-15		15	%
K ₂	I _{OUT} /I _{SENSE}	I_{OUT} = 10 A; V_{SENSE} = 4 V T_j = -40 °C to 150 °C T_j = 25 °C to 150 °C	5850 5800	6570 6570	7690 7195	
$dK_2/K_2^{(1)}$	Current sense ratio drift	$I_{OUT} = 10 \text{ A}; V_{SENSE} = 4 \text{ V};$ $V_{CSD} = 0 \text{ V};$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	-11		11	%
K ₃	I _{OUT} /I _{SENSE}	I_{OUT} = 25 A; V_{SENSE} = 4 V T_j = -40 °C to 150 °C T_j = 25 °C to 150 °C	5915 5850	6420 6420	7000 6755	
$dK_3/K_3^{(1)}$	Current sense ratio drift	$I_{OUT} = 25 \text{ A}; V_{SENSE} = 4 \text{ V};$ $V_{CSD} = 0 \text{ V};$ $T_j = -40 \text{ °C to } 150 \text{ °C}$	-8		8	%
		I _{OUT} = 0 A; V _{SENSE} = 0 V; V _{CSD} = 5 V; V _{IN} =0 V; T _j = -40 °C to 150 °C	0		1	
I _{SENSE0}	Analog sense leakage current	I _{OUT} = 0 A; V _{SENSE} = 0 V; V _{CSD} = 0 V; V _{IN} = 5 V; T _j = -40 °C to 150 °C	0		2	μΑ
		I _{OUT} = 2 A; V _{SENSE} = 0 V; V _{CSD} = 5 V; V _{IN} = 5 V; T _j = -40 °C to 150 °C			1	
l _{OL}	Open load ON-state current detection threshold	V _{IN} = 5 V, 8 V < V _{CC} < 18 V I _{SENSE} = 5 μA	5		80	mA
V _{SENSE}	Max analog sense output voltage	I _{OUT} = 18 A; R _{SENSE} = 3.9 kΩ	5			V
V _{SENSEH} ⁽²⁾	Analog sense output voltage in fault condition	V_{CC} = 13 V; R_{SENSE} = 3.9 k Ω		8		V
I _{SENSEH} ⁽²⁾	Analog sense output current in fault condition	V _{CC} = 13 V; V _{SENSE} = 5 V		9		mA



Doc ID 15984 Rev 3

Table 9. Current sense (8 $V < V_{CC} < 18 V$) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{DSENSE1H}	Delay response time from falling edge of CS_DIS pin	V _{SENSE} < 4 V, 1.5 A < I _{OUT} < 25 A I _{SENSE} = 90% of I _{SENSE} max (see <i>Figure 4</i>)		50	100	μs
t _{DSENSE1L}	Delay response time from rising edge of CS_DIS pin	V _{SENSE} < 4 V, 1.5 A < I _{OUT} < 25 A I _{SENSE} =10% of I _{SENSE} max (see <i>Figure 4</i>)		5	20	μs
t _{DSENSE2H}	Delay response time from rising edge of IN pin	V _{SENSE} < 4 V, 1.5 A < I _{OUT} < 25 A I _{SENSE} =90% of I _{SENSE} max (see <i>Figure 4</i>)		270	600	μs
Δt _{DSENSE2H}	Delay response time between rising edge of output current and rising edge of current sense	V _{SENSE} < 4V, I _{SENSE} = 90% of I _{SENSEMAX} , I _{OUT} = 90% of I _{OUTMAX} I _{OUTMAX} = 3A (see <i>Figure 7</i>)			310	μs
t _{DSENSE2L}	Delay response time from falling edge of IN pin	V _{SENSE} < 4 V, 1.5 A < I _{OUT} < 25 A I _{SENSE} =10% of I _{SENSE} max (see <i>Figure 4</i>)		100	250	μs

^{1.} Parameter guaranteed by design, it is not tested.

Table 10. Open load detection (8 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OL}	Open-load OFF-state voltage detection threshold	V _{IN} = 0 V	2	See Figure 5	4	V
t _{DSTKON}	Output short-circuit to V _{CC} detection delay at turn-off	See Figure 5	180		1200	μs
I _{L(off2)r}	OFF-state output current at V _{OUT} = 4 V	V _{IN} = 0 V; V _{SENSE} = 0 V V _{OUT} rising from 0 V to 4 V	-120		90	μΑ
I _{L(off2)f}	OFF-state output current at V _{OUT} = 2 V	V_{IN} = 0 V; V_{SENSE} = V_{SENSEH} ; V_{OUT} falling from V_{CC} to 2 V	-50		90	μΑ
t _{d_vol}	Delay response from output rising edge to V _{SENSE} rising edge in open-load	$V_{OUT} = 4 \text{ V}; V_{IN} = 0 \text{ V}$ $V_{SENSE} = 90\% \text{ of } V_{SENSEH}$			20	μs

^{2.} Fault condition includes: power limitation, over-temperature and open load OFF-state detection.






Figure 4. Current sense delay characteristics

Figure 5. Open-load OFF-state delay timing







4

Doc ID 15984 Rev 3





Figure 7. Delay response time between rising edge of ouput current and rising edge of current sense (CS enabled)





57





Figure 10. Maximum current sense ratio drift vs. load current⁽¹⁾



1. Parameter guaranteed by design; it is not tested.

57

Doc ID 15984 Rev 3

15/37

Table 11. Truth table

Conditions	Input	Output	SENSE (V _{CSD} = 0 V) ⁽¹⁾
Normal operation	L	L	0
Tromai operation	Н	Н	Nominal
Overtemperature	L	L	0
Overtemperature	Н	L	V _{SENSEH}
Undervoltage	L	L	0
Ondervoltage	Н	L	0
	Н	Х	Nominal
Overload	н	(no power limitation) Cycling (power limitation)	V _{SENSEH}
Short-circuit to GND	L	L	0
(power limitation)	Н	L	V _{SENSEH}
Open load OFF-state (with external pull-up)	L	Н	V _{SENSEH}
Short-circuit to V _{CC} (external pull-up disconnected)	L H	н н	V _{SENSEH} < Nominal
Negative output voltage clamp	L	L	0

^{1.} If the V_{CSD} is high, the SENSE output is at a high-impedance, its potential depends on leakage currents and external circuit.

Table 12. Electrical transient requirements (part 1)

ISO 7637-2: 2004(E)	Test levels ⁽¹⁾		VAISO INDITIDELOL		repetition time	
Test pulse	III	IV	test times	Min.	Max.	Impedance
1	-75 V	-100 V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37 V	+50 V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω
3a	-100 V	-150 V	1h	90 ms	100 ms	0.1 μs, 50 Ω
3b	+75 V	+100 V	1h	90 ms	100 ms	0.1 μs, 50 Ω
4	-6 V	-7 V	1 pulse			100 ms, 0.01 Ω
5b ⁽²⁾	+65 V	+87 V	1 pulse			400 ms, 2 Ω

^{1.} The above test levels must be considered referred to V_{CC} = 13.5 V except for pulse 5b.

Table 13. Electrical transient requirements (part 2)

ISO 7637-2:	Test level	results
2004(E) Test pulse	III	IV
1	С	С
2a	С	С
3a	С	С
3b	С	С
4	С	С
5b ⁽¹⁾	С	С

^{1.} Valid in case of external load dump clamp: 40V maximum referred to ground.

Table 14. Electrical transient requirements (part 3)

Class	Contents
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

^{2.} Valid in case of external load dump clamp: 40 V maximum referred to ground.

2.4 Waveforms

Figure 11. Normal operation





Figure 12. Overload or short to GND






Figure 13. Intermittent overload






Figure 15. Short to V_{CC}





Figure 16. T_J evolution in overload or short to GND



2.5 Electrical characteristics curves

Figure 17. OFF-state output current




Figure 18. High-level input current




Figure 19. Input clamp voltage




Figure 20. Low-level input voltage




Figure 21. High-level input voltage





Figure 22. Input hysteresis voltage




57

Doc ID 15984 Rev 3

21/37

Figure 23. ON-state resistance vs. T_{case}

Figure 24. ON-state resistance vs. V_{CC}







Figure 25. Undervoltage shutdown

Figure 26. Turn-on voltage slope







Figure 27. I_{LIMH} Vs. T_{case}

Figure 28. Turn-off voltage slope







Figure 29. High-level CS_DIS voltage

Figure 30. CS_DIS clamp voltage







Figure 31. Low-level CS_DIS voltage



3 Application information

HSV

VCC

20V

MCU

Rprot

CS_DIS

OUT

RSENSE

GND

OUT

Figure 32. Application schematic

3.1 Load dump protection

 D_{ld} is necessary (voltage transient suppressor) if the load dump peak voltage exceeds the V_{CC} max DC rating. The same applies if the device is subject to transients on the V_{CC} line that are greater than the ones shown in the ISO 7637-2 2004 (E) table.

3.2 MCU I/Os protection

When negative transients are present on the V_{CC} line, the control pins is pulled negative to approximatly -1.5 V. ST suggests to insert a resistor (R_{prot}) in line to prevent the microcontroller I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation 1

Calculation example:

For
$$V_{CCpeak}$$
 = - 1.5 V; $I_{latchup} \ge 20$ mA; $V_{OHuC} \ge 4.5$ V

$$75~\Omega \leq R_{prot} \leq 240~k\Omega.$$

Recommended values: $R_{prot} = 10 \text{ k}\Omega$, $C_{EXT} = 10 \text{ nF}$.

3.3 Current sense and diagnostic

The current sense pin performs a double function (see *Figure 33: Current sense and diagnostic*):

- Current mirror of the load current in normal operation, delivering a current proportional to the load one according to a know ratio $\mathbf{K_X}$. The current I_{SENSE} can be easily converted to a voltage V_{SENSE} by means of an external resistor R_{SENSE} . Linearity between I_{OUT} and V_{SENSE} is ensured up to 5 V minimum (see parameter V_{SENSE} in Table 9: Current sense (8 V < V_{CC} < 18 V)). The current sense accuracy depends on the output current (refer to current sense electrical characteristics Table 9: Current sense (8 V < V_{CC} < 18 V)).
- Piagnostic flag in fault conditions, delivering a fixed voltage V_{SENSEH} up to a maximum current I_{SENSEH} in case of the following fault conditions (refer to Table 11: Truth table):
 - Power limitation activation
 - Overtemperature
 - Short to V_{CC} in OFF-state
 - Open load in OFF-state with additional external components.

A logic level high on CS_DIS pin sets at the same time all the current sense pins of the device in a high-impedance state, thus disabling the current monitoring and diagnostic detection. This feature allows multiplexing of the microcontroller analog inputs by sharing of sense resistance and ADC line among different devices.




Figure 33. Current sense and diagnostic

5/

Doc ID 15984 Rev 3

25/37

3.3.1 Short to V_{CC} and OFF-state open-load detection

Short to V_{CC}

A short-circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device OFF-state. Small or no current is delivered by the current sense during the ON-state depending on the nature of the short-circuit.

OFF-state open-load with external circuitry

Detection of an open load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU} .

It is preferable V_{PU} to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

An external pull-down resistor R_{PD} connected between output and GND is mandatory to avoid misdetection in case of floating outputs in OFF-state (see *Figure 33: Current sense and diagnostic*).

 R_{PD} must be selected in order to ensure $V_{OUT} < V_{OLmin}$ unless pulled-up by the external circuitry:

Equation 2

$$V_{\text{OUT}}|_{\text{Pull-up_OFF}} = R_{\text{PD}} \cdot I_{\text{L(off2)f}} < V_{\text{OLmin}} = 2 V$$

 $R_{PD} \le 22 \text{ k}\Omega$ is recommended.

For proper open load detection in OFF-state, the external pull-up resistor must be selected according to the following formula:


Equation 3

$$\left.V_{\text{OUT}}\right|_{\text{Pull-up_ON}} = \frac{\left(R_{\text{PD}} \cdot V_{\text{PU}}\right) - \left(R_{\text{PU}} \cdot R_{\text{PD}} \cdot I_{\text{L(off2)r}}\right)}{\left(R_{\text{PU}} + R_{\text{PD}}\right)} > V_{\text{OLmax}} = 4 \text{ V}$$

For the values of V_{OLmin} , V_{OLmax} , $I_{L(off2)r}$ and $I_{L(off2)f}$ (see *Table 10: Open load detection (8 V < VCC < 18 V)*).

3.4 Maximum demagnetization energy (V_{CC} = 13.5 V)






1. Values are generated with $R_L = 0 \Omega$.

In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.


4 Package and PC board thermal data


4.1 HPAK thermal data

Figure 35. PC board⁽¹⁾



Layout condition of Rth and Zth measurements (PCB FR4 area = 58 mm x 58 mm, PCB thickness = 1.8 mm, Cu thickness = 70 µm, Copper areas: from minimum pad lay-out to 8 cm²).









Figure 37. HPAK thermal impedance junction ambient single pulse

Figure 38. Thermal fitting model of a single-channel HSD in HPAK⁽¹⁾



1. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Equation 4: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where $\delta = t_P/T$

Table 15. Thermal parameter


Area/island (cm ²)	Footprint	4	8
R1 (°C/W)	0.01		
R2 (°C/W)	0.15		
R3 (°C/W)	0.5		
R4 (°C/W)	8		
R5 (°C/W)	28	22	12
R6 (°C/W)	31	25	16
C1 (W.s/°C)	0.005		
C2 (W.s/°C)	0.05		
C3 (W.s/°C)	0.1		
C4 (W.s/°C)	0.4		
C5 (W.s/°C)	0.8	1.4	3
C6 (W.s/°C)	3	6	9


5 Package and packing information

5.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

5.2 HPAK mechanical data





577

Doc ID 15984 Rev 3


31/37

Table 16. HPAK mechanical data

Ref. dim		Data book mm	
Ref. alm	Nom.	Min.	Max.
Α		2.20	2.40
A1		0.90	1.10
A2		0.03	0.23
b		0.40	0.55
b4		5.20	5.40
С		0.45	0.60
c2		0.48	0.60
D		6.00	6.20
D1	5.10		
Е		6.40	6.60
E1	5.20		
е	0.85		
e1		1.60	1.80
e2		3.30	3.50
e3		5.00	5.20
Н		9.35	10.10
L		1	
(L1)	2.80		
L2	0.80		
L4		0.60	1.00
R	0.20		
V2		0°	8°

5.3 HPAK suggested land pattern

Figure 40. HPAK suggested pad layout⁽¹⁾



1. The land pattern proposed is not intended to overrule User's PCB design, manufacturing and soldering process rules

5.4 Packing information

The devices can be packed in tube or tape and reel shipments (see *Table 17: Device summary*).

Figure 41. HPAK tube shipment (no suffix)





Figure 42. HPAK tape and reel (suffix "TR")



577

34/37

VN5E010AH Order codes

6 Order codes

Table 17. Device summary

Package	Order codes		
rackage	Tube	Tape and reel	
6 pins HPAK	VN5E010AH-E	VN5E010AHTR-E	

Revision history VN5E010AH

7 Revision history

Table 18. Document revision history

Date	Revision	Changes
2-Jul-2009	1	Initial release.
02-Oct-2009	2	Updated Table 10: Open load detection (8 V < VCC < 18 V).
19-Sep-2013	3	Updated Disclaimer.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 15984 Rev 3 37/37