

Table 1. SIGNAL DESCRIPTIONS

Ball / Pad Number	Pin Name	Description	
A1	DC Bias 1 DC Bias Voltage		
B1	RF2	RF Input / Output	
A2	NC	Not Connected	
B2	RF1	RF Input / Output	

## **TYPICAL SPECIFICATIONS**


#### Representative Performance Data at 25°C


#### Table 2. PERFORMANCE DATA


Parameter	Min	Тур	Мах	Units
Operating Bias Voltage	1.0		24	V
Capacitance (V <sub>blas</sub> = 2 V)	2.97	3.30	3.63	pF
Capacitance (V <sub>blas</sub> = 24 V)	0.660	0.733	0.807	pF
Tuning Range (1 V - 24 V)	4.70	5.10	5.80	
Tuning Range (2 V - 24 V)	4.10	4.50	5.20	
Leakage Current (WLCSP)			0.5	μΑ
Operating Frequency	700		2700	MHz
Quality Factor @ 700 MHz, 10 V	· · · · · · · · · · · · · · · · · · ·	70		
Quality Factor @ 2.4 GHz, 10 V		35		
IP3 (V <sub>blas</sub> = 2 V) <sup>[1,3]</sup>	x.	72		dBm
IP3 (V <sub>blas</sub> = 24 V) <sup>[1,3]</sup>	12	82		dBm
2nd Harmonic (V <sub>blas</sub> = 2 V) <sup>[2,3]</sup>	· · · · ·	-65		dBm
2nd Harmonic (V <sub>blas</sub> = 24 V) <sup>[2,3]</sup>		-75		dBm
3rd Harmonic (V <sub>blas</sub> = 2 V) <sup>[2,3]</sup>		-50		dBm
3rd Harmonic (V <sub>blas</sub> = 24 V) <sup>[2,3]</sup>		-70		dBm
Transition Time (Cmin → Cmax) [4]		80		μs
Transition Time (Cmax $\rightarrow$ Cmin) <sup>[4]</sup>		70		μs

1.  $f_1 = 850$  MHz,  $f_2 = 860$  MHz, Pin 25 dBm/Tone 2. 850 MHz, Pin +34 dBm 3. IP3 and Harmonics are measured in the shunt configuration in a 50  $\Omega$  environment 4. RF<sub>IN</sub> and RF<sub>OUT</sub> are both connected to DC ground

## Representative performance data at 25°C for 3.3 pF WLCSP Package







\*Data shown is representative only.

#### **Table 3. ABSOLUTE MAXIMUM RATINGS**

Parameter	Rating	Units	
Input Power	+40	dBm	
Bias Voltage	+25 (Note 5)	V	
Operating Temperature Range	-30 to +85	°C	
Storage Temperature Range	-55 to +125	°C	
ESD - Human Body Model	Class 1B JEDEC HBM Standard (Note 6)		

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality Should not be assumed, damage may occur and reliability may be affected.
WLCSP: Recommended Bias Voltage not to exceed 24 V.
Class 1B defined as passing 500 V, but may fail after exposure to 1000 V ESD pulse.

### ASSEMBLY CONSIDERATIONS AND REFLOW PROFILE

The following assembly considerations should be observed:

#### Cleanliness

These chips should be handled in a clean environment.

#### **Electro-static Sensitivity**


ON Semiconductor's PTICs are ESD Class 1B sensitive. The proper ESD handling procedures should be used.

#### Mounting

The WLCSP PTIC is fabricated for Flip Chip solder mounting. Connectivity to the RF and Bias terminations on the PTIC die is established through SAC305 solder balls with 65  $\mu$ m nominal height (45  $\mu$ m to 85  $\mu$ m height variation). The PTIC die is RoHS-compliant and compatible with lead-free soldering profile.

#### Molding

The PTIC die is compatible for over-molding or under-fill.




This reflow profile is a guideline for Pb-free solder materials. Adjustments to this profile are necessary based on specific process requirements and board size, thickness and density. Not to exceed 260° C for 5 seconds.

#### Figure 6. Reflow Profile

#### **ORIENTATION OF THE PTIC FOR OPTIMUM LOSSES**

When configuring the PTIC in your specific circuit design, at least one of the RF terminals must be connected to DC ground. If minimum transition times are required, DC ground on both RF terminals is recommended. To minimize losses, the PTIC should be oriented such that RF2 is at the lower RF impedance of the two RF nodes. A shunt PTIC, for example, should have RF2 connected to RF ground.



#### Figure 7. PTIC Orientation Functional Block Diagram

## PART NUMBER DEFINITION


## Table 4. PART NUMBERS

	Capacitance		
Part Number	2 V	24 V	Package*
TCP-4133UA-DT	3.30	0.733	4-bump WLCSP

\*See PTIC package dimensions on following page.

For information on device numbering and ordering codes, please download the *Device Nomenclature* technical note (TND310/D) from <u>www.onsemi.com</u>.

#### PACKAGE DIMENSIONS



ParaScan is a trademark of Paratek Microwave, Inc.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's produc/upatent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without illinitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC sources and over yn unifferent applications inhended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or dealt may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall Indemnify and hold SCILLC and, any claim of personal injury or death associated with such unintended or unauthorized application, Buyer shall Indemnify and hold SCILLC and, any claim of personal injury or death associated with such unintended or unauthorized application. Buyer shall Indemnify and hold SCILLC and, any claim of personal injury or death associated with such unintended or unauthorized use, and expenses, and reasonable attomey fees arising out of, directly or indirectly or indirect

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative