TCP−4133UA

Figure 1. PTIC Functional Block Diagram

Table 1. SIGNAL DESCRIPTIONS

Ball / Pad Number	Pin Name	Description
A1	DC Bias 1	DC Bias Voltage
B1	RF2	RF Input / Output
A2	NC	Not Connected
B2	RF1	RF Input / Output

TYPICAL SPECIFICATIONS

Representative Performance Data at 25°C

Table 2. PERFORMANCE DATA

Parameter	Min	Typ	Max	Units
Operating Bias Voltage	1.0		24	V
Capacitance (V_{bias} = 2 V)	2.97	3.30	3.63	pF
Capacitance (V_{bias} = 24 V)	0.660	0.733	0.807	pF
Tuning Range (1 V - 24 V)	4.70	5.10	5.80	
Tuning Range (2 V - 24 V)	4.10	4.50	5.20	
Leakage Current (WLCSP)			0.5	μA
Operating Frequency	700		2700	MHz
Quality Factor @ 700 MHz, 10 V		70		
Quality Factor @ 2.4 GHz, 10 V		35		
IP3 (V_{bias} = 2 V) [1,3]		72		dBm
IP3 (V_{bias} = 24 V) [1,3]		82		dBm
2nd Harmonic (V_{bias} = 2 V) [2,3]		-65		dBm
2nd Harmonic (V_{bias} = 24 V) [2,3]		-75		dBm
3rd Harmonic (V_{bias} = 2 V) [2,3]		-50		dBm
3rd Harmonic (V_{bias} = 24 V) [2,3]		-70		dBm
Transition Time (Cmin → Cmax) [4]		80		μs
Transition Time (Cmax → Cmin) [4]		70		μs

1. f_1 = 850 MHz, f_2 = 860 MHz, Pin 25 dBm/Tone
2. 850 MHz, Pin +34 dBm
3. IP3 and Harmonics are measured in the shunt configuration in a 50 Ω environment
4. RF_{IN} and RF_{OUT} are both connected to DC ground

Representative performance data at 25°C for 3.3 pF WLCSP Package

3.3 pF Capacitance

Figure 2. Capacitance

3.3 pF Harmonic Power

Figure 3. Harmonic Power*

3.3 pF IP3

Figure 4. IP3*

3.3 pF Q

Figure 5. Q*

*Data shown is representative only.

Table 3. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units
Input Power	+40	dBm
Bias Voltage	+25 (Note 5)	V
Operating Temperature Range	−30 to +85	°C
Storage Temperature Range	−55 to +125	°C
ESD − Human Body Model	Class 1B JEDEC HBM Standard (Note 6)	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.
5. WLCSP: Recommended Bias Voltage not to exceed 24 V.
6. Class 1B defined as passing 500 V, but may fail after exposure to 1000 V ESD pulse.

ASSEMBLY CONSIDERATIONS AND REFLOW PROFILE

The following assembly considerations should be observed:

Cleanliness

These chips should be handled in a clean environment.

Electro-static Sensitivity

ON Semiconductor's PTICs are ESD Class 1B sensitive. The proper ESD handling procedures should be used.

Mounting

The WLCSP PTIC is fabricated for Flip Chip solder mounting. Connectivity to the RF and Bias terminations on the PTIC die is established through SAC305 solder balls with 65 μm nominal height (45 μm to 85 μm height variation). The PTIC die is RoHS-compliant and compatible with lead-free soldering profile.

Molding

The PTIC die is compatible for over-molding or under-fill.

This reflow profile is a guideline for Pb-free solder materials. Adjustments to this profile are necessary based on specific process requirements and board size, thickness and density. Not to exceed 260° C for 5 seconds.

Figure 6. Reflow Profile

ORIENTATION OF THE PTIC FOR OPTIMUM LOSSES

When configuring the PTIC in your specific circuit design, at least one of the RF terminals must be connected to DC ground. If minimum transition times are required, DC ground on both RF terminals is recommended. To minimize losses, the PTIC should be oriented such that RF2 is at the lower RF impedance of the two RF nodes. A shunt PTIC, for example, should have RF2 connected to RF ground.


Figure 7. PTIC Orientation Functional Block Diagram

PART NUMBER DEFINITION

Table 4. PART NUMBERS

| Part Number	Capacitance		Package*
	2 V	24 V	
TCP–4133UA-DT	3.30	0.733	4-bump WLCSP

*See PTIC package dimensions on following page.

For information on device numbering and ordering codes, please download the *Device Nomenclature* technical note (TND310/D) from www.onsemi.com.

PACKAGE DIMENSIONS

WLCSP4, 0.862x0.609
CASE 567LX
ISSUE O

PIN A1 REFERENCE

2X | 0.05 | C

2X | 0.05 | C **TOP VIEW**

DETAIL C

// | 0.06 | C

0.05 | C

A1

NOTE 3 **SIDE VIEW**

C SEATING PLANE

DETAIL A

e

B

A

1   2

BOTTOM VIEW

4X b1

4X b

⊕ | 0.05 | C | A | B
⊕ | 0.03 | C

DETAIL A

NOTE 4
TAPE

DETAIL C

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.
4. BACKSIDE TAPE APPLIED TO IMPROVE PIN 1 MARKING.

DIM	MILLIMETERS	
---	MIN	MAX
A	0.275	0.345
A1	0.045	0.085
b	0.079	0.129
b1	0.044	0.094
D	0.862 BSC	
E	0.609 BSC	
e	0.420 BSC	
e1	0.400 BSC	

**RECOMMENDED
SOLDERING FOOTPRINT***

0.55

A1

PACKAGE OUTLINE

4X 0.15

0.55

4X 0.13

DIMENSIONS: MILLIMETERS

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ParaScan is a trademark of Paratek Microwave, Inc.