ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{cc}	+7V
Input Voltages	
Logic	0.5V to (V _{cc} +0.5V)
Receiver	±14V
Receiver Output Voltage	0.5V to (V _{cc} +0.5V)
Input Currents	-
Logic	±25mA
Storage Temperature	65°C to +150°C
Power Dissipation	
Plastic DIP	375mW
(derate 7mW/°C above +70°C)	
Small Outline	375mW
(derate 7mW/°C above +70°C)	
Lead Temperature (soldering, 10 sec)	300°C

SPECIFICATIONS

 $V_{\rm CC}$ = 5V±5%; typicals at 25°C; $T_{\rm MIN} \le T_{\rm A} \le T_{\rm MAX}$ unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
DC CHARACTERISTICS					
Digital Inputs					EN, EN, EN ₁ /EN ₂ , EN ₃ /EN ₄
Voltage			0.8	Volts	
V _{IL}	2.0		0.6	Volts	
Input Current			±2	μA	$0V \le V_{IN} \le V_{CC}$
RECEIVER INPUTS					
Input Resistance	12			kOhm	-7V ≤ V _{CM} ≤ 12V
Differential Input Threshold Input Current (A, B)	-0.2		+0.2	Volts	$-7V \le V_{CM}^{OM} \le 12V$ $V_{CC} = 0V \text{ or } 5.25V; I_{IN2}$
input Current (A, B)			+1.0	mA	$V_{CC} = 0.0013.230, I_{IN2}$ $V_{IN} = +12V$
			-0.8	mA	$V_{IN}^{IN} = -7V$
Maximum Data Rate	10			Mbps	
RECEIVER OUTPUTS					
Output Voltage	0.5			.,	1 4 2 4 3 4 3 4 3 6 9 4 4
V _{OH} V _{OL}	3.5		0.4	V	$I_{o} = -4\text{mA}; V_{iD} = +0.2\text{V}$ $I_{o} = +4\text{mA}; V_{iD} = -0.2\text{V}$
High Impedance Output Curr	ı ent		±1	μÅ	$V_{CC} = \text{maximum}; 0.4V \le V_{CC} \le 2.4V$
POWER REQUIREMENTS					
Supply Voltage	4.75	5.00	5.25	Volts	
Supply Current		1	5	mA	No load
ENVIRONMENTAL AND ME	CHANIC	AL .			
Operating Temperature			. 70		
–C –F	0 -40		+70 +85	°C °C	
Storage Temperature	-40 -65		+150	°C	
Package					
<u>\$</u>		pin Plastic			
T	1	6-pin SO	IC		




Figure 1. Timing Test Circuit




Figure 2. Enable/Disable Timing Test Circuit

SP488 PINOUT

Pin 1 — RI₁B — Receiver 1 input B.

Pin 2 — RI₁A _ Receiver 1 input A.

Pin 3 — RO_1 — Receiver 1 Output — If Receiver 1 output is enabled, if $RI_1A > RI_1B$ by 200mV, Receiver output is high. If Receiver 1 output is enabled, and if $RI_1A < RI_1B$ by 200mV, Receiver 1 output is low.

Pin 4 — EN — Receiver Output Enable. Please refer to SP488 *Truth Table* (1).

Pin 5 — RO_2 — Receiver 2 Output — If Receiver 2 output is enabled, if $RI_2A > RI_2B$ by 200mV, Receiver 2 output is high. If Receiver 2 output is enabled, and if $RI_2A < RI_2B$ by 200mV, Receiver 2 output is low.

Pin 6 — RI₂A — Receiver 2 input A.

Pin 7 — RI₂B — Receiver 2 input B.

Pin 8 — GND — Digital Ground.


Pin 9 — RI₂B — Receiver 3 input B.

Pin 10 — RI₃A — Receiver 3 input A.

Pin 11 — RO₃ — Receiver 3 Output — If Receiver 3 output is enabled, if $RI_3A > RI_3B$ by 200mV, Receiver 3 output is high. If Receiver 3 output is enabled, and if $RI_3A < RI_3B$ by 200mV, Receiver 3 output is low.

Pin 12—EN—Receiver Output Enable. Please refer to SP488 Truth Table (1).

PINOUT



Pin 13 — RO_4 — Receiver 4 Output — If Receiver 4 output is enabled, if $RI_4A > RI_4B$ by 200mV, Receiver 4 output is high. If Receiver 4 output is enabled, and if $RI_4A < RI_4B$ by 200mV, Receiver 4 output is low.

Pin 14 — RI₄A — Receiver 4 input A.

Pin 15 — RI₄B — Receiver 4 input B.

Pin 16 — Supply Voltage V_{CC} — $4.75V \le V_{CC} \le 5.25V$.

SP489 PINOUT

Pin 1 — RI₁B — Receiver 1 input B.

Pin 2 — RI₁A — Receiver 1 input A.

Pin 3 — RO_1 — Receiver 1 Output — If Receiver 1 output is enabled, if $RI_{1A} > RI_1B$ by 200mV, Receiver output is high. If Receiver 1 output is enabled, and if $RI_1A < RI_1B$ by 200mV, Receiver 1 output is low.

Pin 4 — EN1/EN2 — Receiver 1 and 2 Output Enable. Please refer to SP489 *Truth Table* (2).

Pin 5 — RO_2 — Receiver 2 Output — If Receiver 2 output is enabled, if $RI_2A > RI_2B$ by 200mV, Receiver 2 output is high. If Receiver 2 output is enabled, and if $RI_2A < RI_2B$ by 200mV, Receiver 2 output is low.

Pin 6 — RI₂A — Receiver 2 input A.

Pin 7 — RI₂B — Receiver 2 input B.

Pin 8 — GND — Digital Ground.

DIFFERENTIAL	ENABLES		OUTPUT
A – B	EN	EN	RO
V _{ID} ≥ 0.2V	H X	X L	H
-0.2V < V _{ID} < +0.2V	H X	X L	X X
$V_{ID} \le 0.2V$	H X	X L	L L
Х	L	Н	Hi–Z

Table 1. SP488 Truth Table

Pin 9 — RI₃B — Receiver 3 input B.

Pin 10 — RI₃A — Receiver 3 input A.

Pin 11 — RO_3 — Receiver 3 Output — If Receiver 3 output is enabled, if $RI_3A > RI_3B$ by 200mV, Receiver 3 output is high. If Receiver 3 output is enabled, and if $RI_3A < RI_3B$ by 200mV, Receiver 3 output is low.

Pin 12 — EN3/EN4 — Receiver 3 and 4 Output Enable. Please refer to SP489 Truth Table (2).

Pin 13 — $\mathrm{RO_4}$ — Receiver 4 Output — If Receiver 4 output is enabled, if $\mathrm{RI_4A} > \mathrm{RI_4B}$ by 200mV, Receiver 4 output is high. If Receiver 4 output is enabled, and if $\mathrm{RI_4A} < \mathrm{RI_4B}$ by 200mV, Receiver 4 output is low.

Pin 14 — RI₄A — Receiver 4 input A.

Pin 15 — RI₄B — Receiver 4 input B.

Pin 16 — Supply Voltage V_{CC} — $4.75V \le V_{CC} \le 5.25V$.

FEATURES...

The **SP488** and **SP489** are low–power quad differential line receivers meeting RS-485 and RS-422 standards. The **SP488** features active high and active low common receiver enable controls; the **SP489** provides independent, active high receiver enable controls for each pair of receivers. Both feature tri–state outputs and a -7V to +12V common–mode input range permitting a ±7V ground difference between devices on the communications bus. The **SP488/489** are equipped with a fail–safe feature which forces a logic high at the receiver output when the input is left floating. Data rates up to 10Mbps are supported. Both are available in 16-pin plastic DIP and SOIC packages.

DIFFERENTIAL	ENABLES	OUTPUT
A – B	EN ₁ /EN ₂ or EN ₃ /EN ₄	RO
V _{ID} ≥ 0.2V	н	Н
-0.2V < V _{ID} < +0.2V	н	х
V _{ID} ≤ 0.2V	Н	L
Х	L	Hi–Z

Table 2. SP489 Truth Table

 V_{CC} = 5V±5%; typicals at 25°C; 0°C ≤ T_{A} ≤ +70°C unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNIT	CONDITIONS
PROPAGATION DELAY					
Receiver Input to Output					C ₁ = 15pF; <i>Figure 1, 3</i>
Low to HIGH (tPLH)		120	250	ns	
High to LOW (tPH,)		120	250	ns	
Differential Receiver Skew (ts	KD)	13		ns	
Receiver Rise Time (t _R)					10% to 90%
SP488		30	70	ns	
SP489		30	70	ns	
Receiver Fall Time (t _F)					90% to 10%
SP488		20	40	ns	
SP489		20	40	ns	
RECEIVER ENABLE					
To Output HIGH		70	150	ns	$C_L = 15pF$; <i>Figures 2 and 4</i> (S2 closed)
To Output LOW		80	200	ns	CL = 15pF; Figures 2 and 4 (S1 closed)
RECEIVER DISABLE					
From Output LOW		70	150	ns	CL = 15pF; <i>Figures 2 and 4</i> (S1 closed)
From Output HIGH		70	150	ns	CL = 15pF; Figures 2 and 4 (S2 closed)




Figure 3. Receiver Propagation Delays




Figure 4. Receiver Enable/Disable Timing

ORDERING INFORMATION Quad RS485 Receivers: Model Enable/Disable Temperature Range Package SP488CS Common; active Low and Active High ... 0°C to +70°C ... 16-pin Plastic DIP SP488CT Common; active Low and Active High ... 0°C to +70°C ... 16-pin SOIC SP488ES Common; active Low and Active High ... -40°C to +85°C ... 16-pin Plastic DIP SP488ET Common; active Low and Active High ... -40°C to +85°C ... 16-pin SOIC SP489CS One per driver pair; active High ... 0°C to +70°C ... 16-pin Plastic DIP SP489CT One per driver pair; active High ... 0°C to +70°C ... 16-pin SOIC SP489ES One per driver pair; active High ... 0°C to +85°C ... 16-pin Plastic DIP SP489ET One per driver pair; active High ... -40°C to +85°C ... 16-pin Plastic DIP

Now available in Lead Free. To order ad "-L" to the part number. Example: SP488/TR= Normal, SP488TR-L = Lead Free



SIGNAL PROCESSING EXCELLENCE

Sipex Corporation

Headquarters and Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sales Office 233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.