

TABLE OF CONTENTS

Features	1	Absolute Maximum Ratings	6
Applications.....	1	ESD Caution.....	6
Pin Configuration.....	1	Typical Performance Characteristics	7
General Description	1	Outline Dimensions	11
Revision History	2	Ordering Guide	11
Specifications.....	3		
Electrical Characteristics.....	3		

REVISION HISTORY

7/10—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

$V_S = 5.0 \text{ V}$, $V_{CM} = 0 \text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	45	325	μV	
Input Bias Current	I_B	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	360	600	nA	
Input Offset Current	I_{OS}	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	± 2.5	± 25	nA	
Input Voltage Range	V_{CM}		0	4	V	
Common-Mode Rejection	CMRR	$0 \text{ V} \leq V_{CM} \leq 4.0 \text{ V}$, $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	70	110	dB	
Large Signal Voltage Gain	A_{VO}	$R_L = 2 \text{ k}\Omega$, $0.5 \leq V_{OUT} \leq 4.5 \text{ V}$	30		V/mV	
		$R_L = 10 \text{ k}\Omega$, $0.5 \leq V_{OUT} \leq 4.5 \text{ V}$	65	88	V/mV	
		$R_L = 10 \text{ k}\Omega$, $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	40		V/mV	
Offset Voltage Drift ¹	$\Delta V_{OS}/\Delta T$		1		$\mu\text{V}/^\circ\text{C}$	
Bias Current Drift	$\Delta I_B/\Delta T$		250		$\text{pA}/^\circ\text{C}$	
OUTPUT CHARACTERISTICS						
Output Voltage Swing High	V_{OH}	$I_L = 250 \mu\text{A}$, $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	4.95	4.99	V	
		$I_L = 5 \text{ mA}$	4.85	4.94	V	
Output Voltage Swing Low	V_{OL}	$I_L = 250 \mu\text{A}$, $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	14	50	mV	
		$I_L = 5 \text{ mA}$	65	150	mV	
Short-Circuit Current	I_{SC}	Short to ground	± 80		mA	
Maximum Output Current	I_{OUT}		± 30		mA	
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7 \text{ V}$ to 7 V $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	90	120	dB	
Supply Current/Amplifier	I_{SY}	$V_{OUT} = 2.5 \text{ V}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		500	700	μA
					850	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$1 \text{ V} < V_{OUT} < 4 \text{ V}$, $R_L = 10 \text{ k}\Omega$	10		$\text{V}/\mu\text{s}$	
Settling Time	t_s	To 0.1%, $A_V = -1$, $V_O = 2 \text{ V}$ step	540		ns	
Gain Bandwidth Product	GBP		15		MHz	
Phase Margin	ϕ_m		61		Degrees	
NOISE PERFORMANCE						
Voltage Noise	$e_n \text{ p-p}$	0.1 Hz to 10 Hz	0.5		$\mu\text{V p-p}$	
Voltage Noise Density	e_n	$f = 1 \text{ kHz}$	9.5		$\text{nV}/\sqrt{\text{Hz}}$	
Current Noise Density	i_n	$f = 1 \text{ kHz}$	0.4		$\text{pA}/\sqrt{\text{Hz}}$	

¹ Offset voltage drift is the average of the -55°C to $+25^\circ\text{C}$ delta and the $+25^\circ\text{C}$ to $+125^\circ\text{C}$ delta.

OP262-EP

$V_S = 3.0 \text{ V}$, $V_{CM} = 0 \text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	50	325		μV
				1		mV
Input Bias Current	I_B		360	600		nA
Input Offset Current	I_{OS}		± 2.5	± 25		nA
Input Voltage Range	V_{CM}		0	2		V
Common-Mode Rejection	CMRR	$0 \text{ V} \leq V_{CM} \leq 2.0 \text{ V}$, $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	70	110		dB
Large Signal Voltage Gain	A_V	$R_L = 2 \text{ k}\Omega$, $0.5 \text{ V} \leq V_{OUT} \leq 2.5 \text{ V}$		20		V/mV
		$R_L = 10 \text{ k}\Omega$, $0.5 \text{ V} \leq V_{OUT} \leq 2.5 \text{ V}$	20	30		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage Swing High	V_{OH}	$I_L = 250 \mu\text{A}$	2.95	2.99		V
		$I_L = 5 \text{ mA}$	2.85	2.93		V
Output Voltage Swing Low	V_{OL}	$I_L = 250 \mu\text{A}$		14	50	mV
		$I_L = 5 \text{ mA}$		66	150	mV
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = 2.7 \text{ V to } 7 \text{ V}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	60	110		dB
Supply Current/Amplifier	I_{SY}	$V_{OUT} = 1.5 \text{ V}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		500	650	μA
					850	μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 10 \text{ k}\Omega$		10		$\text{V}/\mu\text{s}$
Settling Time	t_s	To 0.1%, $A_V = -1$, $V_O = 2 \text{ V}$ step		575		ns
Gain Bandwidth Product	GBP			15		MHz
Phase Margin	φ_m			59		Degrees
NOISE PERFORMANCE						
Voltage Noise	$e_n \text{ p-p}$	0.1 Hz to 10 Hz		0.5		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1 \text{ kHz}$		9.5		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n	$f = 1 \text{ kHz}$		0.4		$\text{pA}/\sqrt{\text{Hz}}$

$V_S = \pm 5.0$ V, $V_{CM} = 0$ V, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		25	325	μV
					1	mV
Input Bias Current	I_B	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		260	500	nA
					650	nA
Input Offset Current	I_{OS}	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		± 2.5	± 25	nA
					± 40	nA
Input Voltage Range	V_{CM}		-5		+4	V
Common-Mode Rejection	CMRR	$-4.9 \text{ V} \leq V_{CM} \leq +4.0 \text{ V}, -55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	70	110		dB
Large Signal Voltage Gain	A_V	$R_L = 2 \text{ k}\Omega, -4.5 \text{ V} \leq V_{OUT} \leq +4.5 \text{ V}$		35		V/mV
		$R_L = 10 \text{ k}\Omega, -4.5 \text{ V} \leq V_{OUT} \leq +4.5 \text{ V}$	75	120		V/mV
		$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	25			V/mV
Long-Term Offset Voltage ¹	V_{OS}				600	μV
Offset Voltage Drift ²	$\Delta V_{OS}/\Delta T$			1		$\mu\text{V}/^\circ\text{C}$
Bias Current Drift	$\Delta I_B/\Delta T$			250		$\text{pA}/^\circ\text{C}$
OUTPUT CHARACTERISTICS						
Output Voltage Swing High	V_{OH}	$I_L = 250 \mu\text{A}, -55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	4.95	4.99		V
		$I_L = 5 \text{ mA}$	4.85	4.94		V
Output Voltage Swing Low	V_{OL}	$I_L = 250 \mu\text{A}, -55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		-4.99	-4.95	V
		$I_L = 5 \text{ mA}$		-4.94	-4.85	V
Short-Circuit Current	I_{SC}	Short to ground		± 80		mA
Maximum Output Current	I_{OUT}			± 30		mA
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_S = \pm 1.35 \text{ V} \text{ to } \pm 6 \text{ V}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$	60	110		dB
Supply Current/Amplifier	I_{SY}	$V_{OUT} = 0 \text{ V}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		650	800	μA
		$V_{OUT} = 0 \text{ V}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$			1.15	mA
		$V_{OUT} = 0 \text{ V}$ $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$		550	775	μA
Supply Voltage Range	V_S		3.0 (± 1.5)	12 (± 6)	1	mA
						V
DYNAMIC PERFORMANCE						
Slew Rate	SR	$-4 \text{ V} < V_{OUT} < +4 \text{ V}, R_L = 10 \text{ k}\Omega$		13		$\text{V}/\mu\text{s}$
Settling Time	t_S	To 0.1%, $A_V = -1, V_O = 2 \text{ V}$ step		475		ns
Gain Bandwidth Product	GBP			15		MHz
Phase Margin	Φ_m			64		Degrees
NOISE PERFORMANCE						
Voltage Noise	$e_n \text{ p-p}$	0.1 Hz to 10 Hz		0.5		$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1 \text{ kHz}$		9.5		$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n	$f = 1 \text{ kHz}$		0.4		$\text{pA}/\sqrt{\text{Hz}}$

¹ Long-term offset voltage is guaranteed by a 1000 hour life test performed on three independent lots at 125°C , with an LTPD of 1.3.

² Offset voltage drift is the average of the -55°C to $+25^\circ\text{C}$ delta and the $+25^\circ\text{C}$ to $+125^\circ\text{C}$ delta.

ABSOLUTE MAXIMUM RATINGS

Table 4.

Parameter	Min
Supply Voltage	$\pm 6\text{ V}$
Input Voltage ¹	$\pm 6\text{ V}$
Differential Input Voltage ²	$\pm 0.6\text{ V}$
Internal Power Dissipation SOIC (S)	Observe Derating Curves
Output Short-Circuit Duration	Observe Derating Curves
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	-55°C to $+125^\circ\text{C}$
Junction Temperature Range	-65°C to $+150^\circ\text{C}$
Lead Temperature Range, (Soldering, 10 sec)	300°C

¹ For supply voltages greater than 6 V, the input voltage is limited to less than or equal to the supply voltage.

² For differential input voltages greater than 0.6 V, the input current should be limited to less than 5 mA to prevent degradation or destruction of the input devices.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 5.

Package Type	θ_{JA}^1	θ_{JC}	Unit
8-Lead SOIC (R)	157	56	°C/W

¹ θ_{JA} is specified for the worst-case conditions, that is, θ_{JA} is specified for a device soldered in circuit board for SOIC package.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 2. Input Offset Voltage Distribution




Figure 5. Input Offset Voltage vs. Temperature




Figure 3. Input Offset Voltage Drift (TCV_{os})




Figure 6. Input Bias Current vs. Temperature




Figure 4. Input Bias Current vs. Common-Mode Voltage






Figure 7. Input Offset Current vs. Temperature


OP262-EP




09256-013




09256-016




09256-014



09256-017



09256-015



09256-018




Figure 14. Open-Loop Gain and Phase vs. Frequency (No Load)




Figure 17. Step Size vs. Settling Time




Figure 15. Closed-Loop Gain vs. Frequency




Figure 18. Small-Signal Overshoot vs. Capacitance




Figure 16. Maximum Output Swing vs. Frequency




Figure 19. Voltage Noise Density vs. Frequency

OP262-EP




Figure 20. Current Noise Density vs. Frequency




Figure 23. PSRR vs. Frequency




Figure 21. Output Impedance vs. Frequency




Figure 24. 0.1 Hz to 10 Hz Noise




Figure 22. CMRR vs. Frequency





Figure 25. No Phase Reversal ($V_{IN} = 12 V \text{ p-p}$, $V_S = \pm 5 V$, $A_V = 1$)

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

012407-A

Figure 26. 8-Lead Standard Small Outline Package [SOIC_N]

Narrow Body

(R-8)

Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
OP262TRZ-EP	-55°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
OP262TRZ-EP-R7	-55°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8

¹ Z = RoHS Compliant Part.

NOTES

©2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.
D09256-0-7/10(0)



www.analog.com