ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)	
V _{CC} , CB	0.3V to +6.0V
COM_, NC_, NO	$0.3V$ to $(V_{CC} + 0.3V)$
Continuous Current NO_, NC_, COM_	±300mA
Peak Current NO_, NC_, COM_	
(pulsed at 1ms, 50% duty cycle)	±400mA
Peak Current NO_, NC_, COM_	
(pulsed at 1ms, 10% duty cycle)	±500mA

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
16-Pin TQFN (3mm x 3mm), Single-Layer Board	
(derate 15.6mW/°C above +70°C)	1250mW
16-Pin TQFN (3mm x 3mm), Multilayer Board (derat	
20.8mW/°C above +70°C)	1667mW
16-Pin Ultra-Thin QFN (2.5mm x 2.5mm), MultiLayer	
Board (derate 11.5mW/°C above +70°C)	923.8mW
Operating Temperature Range40°C	c to +85°C
Junction Temperature	+150°C
Storage Temperature Range65°C	to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +2.7 \text{V to } +5.5 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25 ^{\circ}\text{C}, V_{CC} = +3.3 \text{V}.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER SUPPLY	- U	1		•			
Supply Voltage Range	Vcc			1.6		5.5	V
		$V_{CC} = +5.5V, V_{CB} = 0V$	or V _C C		0.3	1	μA
Supply Current	Icc	V _{CC} = +5.5V, V _{CB} = 0.5V	V or +1.6V		0.3	5	
		V _{CC} = +2.5V, V _{CB} = 0.5V	V or +1.4V		0.1		
ANALOG SWITCH							
Analog Signal Range	V _{NC} , V _{NO} , V _{COM} ,	(Note 2)		0		Vcc	V
		RON 100mA; CB_ = low or	T _A = +25°C		0.61	0.90	
On-Resistance	RON		T _A = T _{MIN} to T _{MAX}			1	Ω
		V _{CC} = 3.3V, V _{NC} or V _{NO} = 0.875V; I _{COM} = 100mA (Note 3)	T _A = +25°C		0.06		Ω
On-Resistance Match Between Channels	ΔR _{ON}		$T_A = T_{MIN}$ to T_{MAX}			0.1	
		$V_{CC} = 3.3V, V_{COM} = 0$	T _A = +25°C		0.32	0.72	
On-Resistance Flatness			$T_A = T_{MIN}$ to T_{MAX}			0.87	Ω
NO_, NC_ Off-Leakage Current	INO_(OFF), INC_(OFF)	V _{CC} = 5.5V; V _{NC} or V _{NO} = 0.3V, 5.5V; V _{COM} = 5.5V or 0.3V		-1	0.1	+1	μΑ
COM_ On-Leakage Current	I _{COM} _(ON)	V _{CC} = 5.5V, V _{NC} or V _{NO} = 0.3V, 5.5V, or unconnected; V _{COM} = 0.3V, 5.5V, or unconnected		-1	0.1	+1	μA

. ______*NIXI/N*

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{CC} = +2.7 \text{V to } +5.5 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25 ^{\circ}\text{C}, V_{CC} = 3.3 \text{V}.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DYNAMIC CHARACTERISTICS	•						
Turn-On Time	tou	$R_L = 32\Omega$, $C_L =$	For NO_, V _{NO} _ = 1V		70		200
Turr-On Time	ton	35pF, Figure 2	For NC_, V _{NC} _ = 1V		210		ns
Turn-Off Time	torr	$R_L = 32\Omega$, $C_L =$	For NO_, V _{NO} _ = 1V		210		200
Turr-On Time	tOFF	35pF, Figure 2	For NC_, V _{NC} _ = 1V		55		ns
Charge Injection	Q	V _{GEN} _ = 0V; R _{GEN} Figure 3	$=0\Omega;$ $C_L=1nF;$		200		рС
Off-Isolation	VISO	_ , , _	$C_L = 5pF; R_L = 32\Omega; f = 100kHz;$ $V_{COM} = 1V_{RMS}; Figure 4 (Note 5)$				dB
Crosstalk	V _{CT}	$C_L = 5pF; R_L = 32\Omega; f = 100kHz;$ $V_{COM} = 1V_{RMS}; Figure 4$			-68		dB
Power-Supply Rejection Ratio	PSRR	$f = 20kHz, V_{COM} = C_L = 5pF$	$f = 20kHz$, $V_{COM} = 1V_{RMS}$, $R_L = 50\Omega$, $C_L = 5pF$		-60		dB
Total Harmonic Distortion	THD	f = 20Hz to $20kHz$,	$f = 20Hz$ to $20kHz$, $V_{P-P} = 0.5V$, $R_L = 32\Omega$		0.08		%
NO_, NC_ Off-Capacitance	CNC_(OFF), CNO_(OFF)	f = 1MHz, Figure 5	f = 1MHz, Figure 5		40		pF
COM_ On-Capacitance	C _{COM} (ON)	f = 1MHz, Figure 5			150		рF
DIGITAL INPUTS (CB_)							
Input Logic High		V _{CC} = 1.6V to 2.7V		1.4		V	
Input Logic-High	VIH	V _{CC} = 2.7V to 5.5V		1.6			
Input Logic-Low	V _{IL}	·				0.5	V
Input Leakage Current	I _{IN}				0.1	+1	μΑ

- Note 1: For TQFN (3mm x 3mm) electrical specifications are production tested at T_A = +85°C and guaranteed by design at T_A = +25°C and -40°C. For Ultra-Thin QFN (2.5mm x 2.5mm) electrical specifications are production tested at T_A = +25°C and guaranteed by design at T_A = +85°C and -40°C.
- **Note 2:** Signals on COM_, NO_, or NC_ exceeding V_{CC} are clamped by internal diodes. Limit forward-diode current to maximum current rating.
- **Note 3:** $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$.
- **Note 4:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.
- **Note 5:** Off-isolation = $20log10 [V_{COM} / V_{NO}]$, $V_{COM} = output$, $V_{NO} = input to off switch.$

Typical Operating Characteristics


 $(V_{CC} = 3.3V, T_A = +25^{\circ}C, \text{ unless otherwise noted})$





Downloaded from Arrow.com.


Typical Operating Characteristics (continued)


 $(V_{CC} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted)$














Pin Description

PIN	NAME	FUNCTION
1	NC1	Analog Switch 1—Normally Closed Terminal
2	CB1	Digital Control Input for Analog Switch 1 and Analog Switch 2
3	NO2	Analog Switch 2—Normally Open Terminal
4	COM2	Analog Switch 2—Common Terminal
5	NC2	Analog Switch 2—Normally Closed Terminal
6	GND	Ground
7	NO3	Analog Switch 3—Normally Open Terminal
8	COM3	Analog Switch 3—Common Terminal
9	NC3	Analog Switch 3—Normally Closed Terminal
10	CB2	Digital Control Input for Analog Switch 3 and Analog Switch 4
11	NO4	Analog Switch 4—Normally Open Terminal
12	COM4	Analog Switch 4—Common Terminal
13	NC4	Analog Switch 4—Normally Closed Terminal
14	Vcc	Positive Supply Voltage
15	NO1	Analog Switch 1—Normally Open Terminal
16	COM1	Analog Switch 1—Common Terminal
EP	EP	Exposed Pad. Connect to GND or leave unconnected for normal operation.

Detailed Description

The MAX4740/MAX4740H quad SPDT audio switches are low on-resistance, low supply current, high power-supply rejection ratio (PSRR) devices that operate from a +1.6V to +5.5V single supply. The MAX4740/MAX4740H have two digital control inputs, CB1 and CB2, where each bit controls a pair of switches (see Tables 1 and 2).

_Applications Information

The MAX4740/MAX4740H logic inputs accept up to +5.5V, regardless of supply voltage. For example with a +3.3V supply, CB1 and CB2 can be driven low to GND and high to +5.5V, allowing for mixed logic levels in a system. Driving CB1 and CB2 rail-to-rail minimizes power consumption. For a 3.3V supply voltage, the logic thresholds are +0.5V (low) and +1.6V (high).

Analog Signal Levels

Analog signals that range over the entire supply voltage range (V_{CC} to GND) can be passed with very little change in on-resistance (see the *Typical Operating Characteristics*). The switches are bidirectional, so the NO_, NC_, and COM_ terminals can be used as either inputs or outputs.

Table 1. MAX4740 Truth Table

CONT	ΓROL	SWITCH STATE			
CB2	CB1	Switch 3/4	Switch 1/2		
0	0	COM = NC	COM = NC		
0	1	COM = NC	COM = NO		
1	0	COM = NO	COM = NC		
1	1	COM = NO	COM = NO		

Table 2. MAX4740H Truth Table

CON	ΓROL	SWITCH STATE			
CB2	CB1	Switch 3/4	Switch 1/2		
0	0	COM = NC	COM = NC		
0	1	High-Z	High-Z		
1	0	COM = NO	COM = NC		
1	1	COM = NO	COM = NO		

5 ______*NIXIN*




Figure 1. Functional Diagram

Test Circuits/Timing Diagrams




Figure 2. Switching Time

Power-Supply Sequencing and Overvoltage Protection

Caution: Do not exceed the Absolute Maximum Ratings since stresses beyond the listed ratings may cause permanent damage to the device.

Proper power-supply sequencing is recommended for all CMOS devices. Improper supply sequencing can force the switch into latch-up, causing it to draw excessive supply current. The only way out of latch-up is to

recycle the power and reapply properly. Connect all ground pins first, then apply power to V_{CC} , and finally apply signals to NO_- , NC_- , and COM_- . Follow the reverse order upon power-down.

Chip Information

PROCESS: BICMOS

Test Circuits/Timing Diagrams (continued)




Figure 3. Charge injection




Figure 4. Off-Isolation, On-Loss, and Crosstalk





Figure 5. Channel Off/On-Capacitance

MIXIM

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS							
PKG	12L 3x3			16L 3x3			
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.80	0.90	1.00	0.80	0.90	1.00	
A1	0.00	0.01	0.05	0.00	0.01	0.05	
A2	0.00	0.65	1.00	0.00	0.65	1.00	
A3		0.20 REF			0.20 REF	•	
b	0.18	0.23	0.30	0.18	0.23	0.30	
D	2.90	3.00	3.10	2.90	3.00	3.10	
D1		2.75 BS		2.75 BSC			
Ε	2.90	3.00	3.10	2.90	3.00	3.10	
E1		2.75 BS		2.75 BSC			
е	0.50 BSC				0.50 BSC	;	
k	0.25	-	-	0.25	-	-	
L	0.35	0.55	0.75	0.30	0.40	0.50	
N		12		16			
ND	3			4			
NE	3				4		
Р	0.00	0.42	0.60	0.00	0.42	0.60	
Θ	0,		12°	0,		12*	

EXPOSED PAD VARIATIONS						
PKG		DS			E2	
PKG. CODES	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
G1233-1	0.95	1.10	1.25	0.95	1.10	1.25
G1633-2	0.95	1.10	1.25	0.95	1.10	1.25

NOTES:

- 1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM).
- 2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. 1994.
- N IS THE NUMBER OF TERMINALS.

 No IS THE NUMBER OF TERMINALS IN X-DIRECTION &

 No IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
- DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.
- THE PIN #1 IDENTIFIER MUST EXIST ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/LASER MARKED. DETAILS OF PIN #1 IDENTIFIER IS OPTIONAL, BUT MUST BE LOCATED WITHIN ZONE INDICATED.
- 6 EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
- 7. ALL DIMENSIONS ARE IN MILLIMETERS.
- 8. PACKAGE WARPAGE MAX 0.05mm.
- APPLIED FOR EXPOSED PAD AND TERMINALS.


 EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
- 10. MEETS JEDEC MO220.
- 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES).





Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



12 ______ /VI/XI/VI

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/06	Initial release	_
1	11/07	Adding ultra-thin QFN package	1, 2, 3, 10–13

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ___

_ 13

© 2007 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.