



| Din | escription |
|-----|------------|
|     | CSCIDLIOII |
|     |            |

| Pin No. | Pin Name  | Pin Type | Description                                     |
|---------|-----------|----------|---|
| 1       | Enable    | Ι        | Enables outputs when high and disables when low |
| 2       | NC        | NA       | Leave unconnected or grounded                   |
| 3       | NC        | NA       | Leave unconnected or grounded                   |
| 4       | GND       | Power    | Ground  |
| 5       | FS0       | Ι        | Least significant bit for frequency selection   |
| 6       | FS1       | Ι        | Middle bit for frequency selection              |
| 7       | FS2       | I        | Most significant bit for frequency selection    |
| 8       | Output1+  | 0        | Positive LVDS Output 1                          |
| 9       | Output1-  | 0        | Negative LVDS Output 1                          |
| 10      | Output 2- | 0        | Negative LVDS Output 2                          |
| 11      | Output 2+ | 0        | Positive LVDS Output 2                          |
| 12      | VDD2      | Power    | Power Supply 2 for LVDS Output 2                |
| 13      | VDD       | Power    | Power Supply                                    |
| 14      | NC        | NA       | Leave unconnected or grounded                   |

## **Operational Description**

The DSC2033 is a dual output LVDS oscillator consisting of a MEMS resonator and a support PLL IC. The two outputs are generated through independent 8-bit programmable dividers from the output of the internal PLL. Two constraints are imposed on the output frequencies: 1)  $f_2=M \times f_1/N$ , where M and N are even integers between 4 and 254, 2) 1.2GHz < N x  $f_2$  < 1.7GHz.

The actual frequencies output by the DSC2033 are controlled by an internal pre-programmed memory (OTP). This memory stores all

coefficients required by the PLL for up to eight different frequency combinations. Three control pins (FS0 – FS2) select the output frequency combination. Discera supports customer defined versions of the DSC2033. Standard frequency options are described in in the following sections.

When Enable (pin 1) is floated or connected to VDD, the DSC2033 is in operational mode. Driving Enable to ground will tri-state both output drivers (hi-impedance mode).

### **Output Clock Frequencies**

Table 1 lists the standard frequency configurations and the associated ordering information to be used in conjunction with the ordering code above. Customer defined combinations are available.

| J       | Freq   | Freq Select Bits [FS2, FS1, FS0] – Default is [111] |        |     |     |     |     |     |     |
|---------|--|---|--------|-----|-----|-----|-----|-----|-----|
|         | (MHz)  | 000   | 001    | 010 | 011 | 100 | 101 | 110 | 111 |
| C0001   | f <sub>OUT1</sub>  | 148.5   | 156.25 | 150 | 125 | 125 | 100 | 100 | 400 |
| G0001 - | f <sub>OUT2</sub>  | 74.25   | 125    | 125 | 25  | 50  | 50  | 75  | 200 |
| C0002   | f <sub>OUT1</sub>  | 100   | 125    | 0   | 0   | 0   | 0   | 0   | 0   |
| G0002 - | f <sub>OUT1</sub>  | 100   | 125    | 0   | 0   | 0   | 0   | 0   | 0   |
| GXXXX   | f <sub>OUT1</sub> Contact factory for additional configurations. |   |        |     |     |     |     |     |     |
| G       | f <sub>OUT2</sub>  |   |        |     |     |     |     |     |     |

 Table 1. Pre-programmed pin-selectable output frequency combinations

Frequency select bit are weakly tied high so if left unconnected the default setting will be [1] and the device will output the associated frequency highlighted in **Bold**.

**Ordering Code** 

Package

F: 3.2x2.5mm

**DSC2033** F

Temp Range

E: -20 to 70 I: -40 to 85

I 2 - xxxxx

Stability

1: ±50ppm

2: ±25ppm 5: ±10ppm



Packing T: Tape & Reel

: Tube

ſ

Т

Freq (MHz)

See Freq. table

# **Absolute Maximum Ratings**

| Item           | Min  | Max                  | Unit | Condition  |
|----------------|------|----------------------|------|------------|
| Supply Voltage | -0.3 | +4.0                 | V    |            |
| Input Voltage  | -0.3 | V <sub>DD</sub> +0.3 | V    |            |
| Junction Temp  | -    | +150                 | °C   |            |
| Storage Temp   | -55  | +150                 | °C   |            |
| Soldering Temp | -    | +260                 | °C   | 40sec max. |
| ESD            | -    |                      | V    |            |
| HBM            |      | 4000                 |      |            |
| MM             |      | 400                  |      |            |
| CDM            |      | 1500                 |      |            |

Note: 1000+ years of data retention on internal memory

### **Specifications** (Unless specified otherwise: T=25° C)

| Parameter   |                                    | Condition  | Min.                      | Тур.               | Max.                      | Unit              |
|---|------------------------------------|--|---------------------------|--------------------|---------------------------|-------------------|
| Supply Voltage <sup>1</sup>                                   | $V_{DD}$                           |  | 2.25                      |                    | 3.6                       | V                 |
| Supply Current  | $I_{DD}$                           | EN pin low – outputs are disabled  |                           | 21                 | 23                        | mA                |
| Supply Current <sup>2</sup>                                   | $I_{DD}$                           | EN pin high – outputs are enabled $R_L=100\Omega$ , $F_{O1}=F_{O2}=156.25$ MHz               |                           | 38                 |                           | mA                |
| Frequency Stability   | Δf                                 | Includes frequency variations due<br>to initial tolerance, temp. and<br>power supply voltage |                           |                    | ±10<br>±25<br>±50         | ppm               |
| Aging   | Δf                                 | 1 year @25°C   |                           |                    | ±5                        | ppm               |
| Startup Time <sup>3</sup>                                     | t <sub>su</sub>                    | T=25°C   |                           |                    | 5                         | ms                |
| Input Logic Levels<br>Input logic high<br>Input logic low     | V <sub>IH</sub><br>V <sub>IL</sub> |  | 0.75xV <sub>DD</sub><br>- |                    | -<br>0.25xV <sub>DD</sub> | V                 |
| Output Disable Time <sup>4</sup>                              | $t_{DA}$                           |  |                           |                    | 5                         | ns                |
| Output Enable Time  | t <sub>EN</sub>                    |  |                           |                    | 20                        | ns                |
| Pull-Up Resistor <sup>2</sup>                                 |                                    | Pull-up exists on all digital IO   |                           | 40                 |                           | kΩ                |
|   |                                    | LVDS Outputs   |                           |                    |                           |                   |
| Output Offset Voltage   |                                    | $R=100\Omega$ Differential   | 1.125                     |                    | 1.4                       | V                 |
| Delta Offset Voltage  |                                    |  |                           |                    | 50                        | mV                |
| Pk to Pk Output Swing   |                                    | Single-Ended   |                           | 350                |                           | mV                |
| Output Transition time <sup>4</sup><br>Rise Time<br>Fall Time | t <sub>R</sub><br>t <sub>F</sub>   | 20% to 80% $R_L=100\Omega$ , $C_L=$ 2pF (to GND)   |                           | 200                | 350                       | ps                |
| Frequency   | f <sub>0</sub>                     | Single Frequency   | 2.3                       |                    | 460                       | MHz               |
| Output Duty Cycle   | SYM                                | Differential   | 48                        |                    | 52                        | %                 |
| Period Jitter <sup>5</sup>                                    | J <sub>PER</sub>                   | F <sub>01</sub> =F <sub>02</sub> =156.25 MHz   |                           | 2.5                |                           | ps <sub>RMS</sub> |
| Integrated Phase Noise  | J <sub>CC</sub>                    | 200kHz to 20MHz @156.25MHz<br>100kHz to 20MHz @156.25MHz<br>12kHz to 20MHz @156.25MHz        |                           | 0.28<br>0.4<br>1.7 | 2                         | ps <sub>RMS</sub> |

Notes:

Pin 4  $V_{\text{DD}}$  should be filtered with 0.01uf capacitor. Output is enabled if Enable pad is floated or not connected. 1. 2.


3.

 $t_{su}$  is time to 100PPM stable output frequency after  $V_{\text{DD}}$  is applied and outputs are enabled.

Output Waveform and Test Circuit figures below define the parameters. Period Jitter includes crosstalk from adjacent output. 4. 5.




# Nominal Performance Parameters (Unless specified otherwise: T=25° C, V<sub>DD</sub>=3.3 V)






# **Output Waveform: LVDS**



Low-Jitter Configurable Dual LVDS Oscillator




### **Solder Reflow Profile**



| MSL 1 @ 260°C refer to JSTD-020C  |              |  |  |  |
|-----------------------------------|--------------|--|--|--|
| Ramp-Up Rate (200°C to Peak Temp) | 3°C/Sec Max. |  |  |  |
| Preheat Time 150°C to 200°C       | 60-180 Sec   |  |  |  |
| Time maintained above 217°C       | 60-150 Sec   |  |  |  |
| Peak Temperature                  | 255-260°C    |  |  |  |
| Time within 5°C of actual Peak    | 20-40 Sec    |  |  |  |
| Ramp-Down Rate                    | 6°C/Sec Max. |  |  |  |
| Time 25°C to Peak Temperature     | 8 min Max.   |  |  |  |

# **Package Dimensions**

#### 3.2 x 2.5 mm 14 Lead Plastic Package



#### **Disclaimer:**

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

| MICREL, Inc. •             | 2180 Fortune Drive,    | San Jose, California 95131  | • | USA                   |
|----------------------------|------------------------|-----------------------------|---|-----------------------|
| Phone: +1 (408) 944-0800 • | Fax: +1 (408) 474-1000 | • Email: hbwhelp@micrel.com |   | <u>www.micrel.com</u> |