TABLE OF CONTENTS

Features
Applications1
Functional Block Diagram 1
General Description
aRevision History
Specifications
Electrical Characteristics
Absolute Maximum Ratings
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions8
Typical Performance Characteristics
Theory of Operation
REVISION HISTORY 4/13—Rev. F to Rev. G
4
Changed Reference Low Input Current from 0 mA (min), 2 mA (typ), 2.75 mA (max) to -2.75 mA (min), -2 mA (typ), 0 mA (max); Table 1
9/09—Rev. E to Rev. F
Updated Figure Numbering
6/07—Rev. D to Rev. E
Updated Format

	Introduction	. 14
	DACs	14
	Glitch	14
	Reference Inputs	14
	Digital I/O	14
	Coding	14
	Supplies	15
	Amplifiers	15
	Reference Configurations	16
	Single +5 V Supply Operation	17
О	utline Dimensions	18
	Ordering Guide	20

3/00—Rev. C to Rev. D

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

 $V_{DD} = +15.0 \text{ V}, V_{SS} = -15.0 \text{ V}, V_{LOGIC} = +5.0 \text{ V}, V_{REFH} = +10.0 \text{ V}, V_{REFL} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq T_{A} \leq +85 ^{\circ}\text{C}, unless otherwise noted.} \\ ^{1} = -10.0 \text{ V}, -40 ^{\circ}\text{C} \leq -10.0 \text{C$

Table 1.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
ACCURACY						
Integral Nonlinearity Error	INL	E grade		±0.25	±0.5	LSB
		F grade			±1	LSB
Differential Nonlinearity Error	DNL	Monotonic over temperature	-1			LSB
Min-Scale Error	V_{ZSE}	$R_L = 2 k\Omega$			±2	LSB
Full-Scale Error	V_{FSE}	$R_L = 2 k\Omega$			±2	LSB
Min-Scale Temperature Coefficient	TCV_ZSE	$R_L = 2 k\Omega$		15		ppm/°C
Full-Scale Temperature Coefficient	TCV_FSE	$R_L = 2 k\Omega$		20		ppm/°C
Linearity Matching		Adjacent DAC Matching		±1		LSB
REFERENCE						
Positive Reference Input Voltage Range ²			$V_{REFL} + 2.5$		$V_{\text{DD}}-2.5$	V
Negative Reference Input Voltage Range ²			-10		$V_{REFH} - 2.5$	V
Reference High Input Current	I _{REFH}		-2.75	+1.5	+2.75	mA
Reference Low Input Current	I _{REFL}		-2.75	-2	0	mA
Large Signal Bandwidth	BW	$-3 \text{ dB}, V_{REFH} = 0 \text{ V to } 10 \text{ V p-p}$		160		kHz
AMPLIFIER CHARACTERISTICS		,				
Output Current	Іоит	$R_L = 2 k\Omega$, $C_L = 100 pF$	-5		+5	mA
Settling Time	ts	To 0.01%, 10 V step, $R_L = 1 \text{ k}\Omega$		10		μs
Slew Rate	SR	10% to 90%		2.2		V/µs
Analog Crosstalk	311	1070 10 70 70		72		dB
LOGIC CHARACTERISTICS						
Logic Input High Voltage	V _{INH}	T _A = 25°C	2.4			V
Logic Input Low Voltage	VINE	$T_A = 25^{\circ}C$	2.1		0.8	v
Logic Output High Voltage	VINL	$I_{OH} = 0.4 \text{ mA}$	2.4		0.0	V
Logic Output Low Voltage	VOH	$I_{OL} = -1.6 \text{ mA}$	2.4		0.4	V
Logic Output Low Voltage Logic Input Current	I _{IN}	10L = -1.0 IIIA			1	μΑ
Input Capacitance	Cin			8	1	pF
Digital Feedthrough ³	CIN	$V_{REFH} = 2.5 \text{ V}, V_{REFL} = 0 \text{ V}$		5		nV-sec
LOGIC TIMING CHARACTERISTICS ^{3, 4}		VREFH — 2.5 V, VREFL — 0 V	+			117-360
	t		80			nc
Chip Select Write Pulse Width	twcs	t _{wcs} = 80 ns	0			ns
Write Setup Write Hold	t _{ws}					ns
	twn	$t_{WCS} = 80 \text{ ns}$	0			ns
Address Setup Address Hold	tas		0			ns
	t _{AH}		0			ns
Load Setup	t _{LS}		70			ns
Load Hold	t _{LH}		30			ns
Write Data Setup	t _{wDs}	$t_{WCS} = 80 \text{ ns}$	20			ns
Write Data Hold	t _{wDH}	$t_{WCS} = 80 \text{ ns}$	0			ns
Load Data Pulse Width	t _{LDW}		170			ns
Reset Pulse Width	t _{RESET}		140			ns
Chip Select Read Pulse Width	t _{RCS}		130			ns
Read Data Hold	t _{RDH}	t _{RCS} = 130 ns	0			ns
Read Data Setup	t _{RDS}	$t_{RCS} = 130 \text{ ns}$	0			ns
Data to High-Z	t _{DZ}	$C_L = 10 \text{ pF}$			200	ns
Chip Select to Data	t _{CSD}	$C_L = 100 \text{ pF}$			160	ns

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
SUPPLY CHARACTERISTICS						
Power Supply Sensitivity	PSS	$14.25 \text{ V} \le \text{V}_{DD} \le 15.75 \text{ V}$			150	ppm/V
Positive Supply Current	I _{DD}	$V_{REFH} = 2.5 V$		8.5	12	mA
Negative Supply Current	I _{SS}		-10	-6.5		mA
Power Dissipation	P _{DISS}				330	mW

Min

Τvp

Max

Units

 $V_{\rm DD} = V_{\rm LOGIC} = +5.0 \ V \pm 5\%, \ V_{SS} = 0.0 \ V, \ V_{\rm REFH} = +2.5 \ V, \ V_{\rm REFL} = 0.0 \ V, \ V_{SS} = -5.0 \ V \pm 5\%, \ V_{\rm REFL} = -2.5 \ V, \ -40^{\circ}C \le T_{\rm A} \le +85^{\circ}C, \ V_{\rm REFL} = -2.5 \ V, \$ unless otherwise noted.1

Symbol Conditions

Table 2. **Parameter**

Parameter	Symbol	Conditions	Min	тур	Max	Units
ACCURACY	-					
Integral Nonlinearity Error	INL	E grade		±0.5	±1	LSB
		F grade			±2	LSB
		$V_{SS} = 0.0 \text{ V}, \text{ E grade}^2$			±2	LSB
		$V_{SS} = 0.0 \text{ V}, \text{ F grade}^2$			±4	LSB
Differential Nonlinearity Error	DNL	Monotonic over temperature	-1			LSB
Min-Scale Error	V_{ZSE}	$V_{SS} = -5.0 \text{ V}$			±4	LSB
Full-Scale Error	V_{FSE}	$V_{SS} = -5.0 \text{ V}$			±4	LSB
Min-Scale Error	V_{ZSE}	$V_{SS} = 0.0 \text{ V}$			±8	LSB
Full-Scale Error	V_{FSE}	$V_{SS} = 0.0 \text{ V}$			±8	LSB
Min-Scale Temperature Coefficient	TCV _{ZSE}			100		ppm/°C
Full-Scale Temperature Coefficient	TCV_FSE			100		ppm/°C
Linearity Matching		Adjacent DAC matching		±1		LSB
REFERENCE						
Positive Reference Input Voltage Range ³			V _{REFL} + 2.5		$V_{\text{DD}}-2.5$	V
Negative Reference Input Voltage Range		$V_{SS} = 0.0 \text{ V}$	0		$V_{\text{REFH}}-2.5$	V
		$V_{SS} = -5.0 \text{ V}$	-2.5		$V_{\text{REFH}}-2.5$	V
Reference High Input Current	I _{REFH}	Code 0x000	-1.0		+1.0	mA
Large Signal Bandwidth	BW	-3 dB , $V_{REFH} = 0 \text{ V to } 2.5 \text{ V p-p}$		450		kHz
AMPLIFIER CHARACTERISTICS						
Output Current	lout	$R_L = 2 \text{ k}\Omega$, $C_L = 100 \text{ pF}$	-1.25		+1.25	mA
Settling Time	ts	To 0.01%, 2.5 V step, $R_L = 1 \text{ k}\Omega$		7		μs
Slew Rate	SR	10% to 90%		2.2		V/µs
LOGIC CHARACTERISTICS						
Logic Input High Voltage	V_{INH}	$T_A = 25$ °C	2.4			V
Logic Input Low Voltage	VINL	$T_A = 25$ °C			0.8	V
Logic Output High Voltage	V _{OH}	I _{OH} = 0.4 mA	2.4			V
Logic Output Low Voltage	V _{OL}	$I_{OL} = -1.6 \text{ mA}$			0.45	V
Logic Input Current	I _{IN}				1	μΑ
Input Capacitance	C _{IN}			8		pF
LOGIC TIMING CHARACTERISTICS ^{4, 5}						
Chip Select Write Pulse Width	t _{wcs}		150			ns
Write Setup	tws	t _{wcs} = 150 ns	0			ns
Write Hold	t _{wH}	t _{wcs} = 150 ns	0			ns
Address Setup	t _{AS}		0			ns
Address Hold	t _{AH}		0			ns
Load Setup	t _{LS}		70			ns
Load Hold	t _{LH}		50			ns

 $^{^1}$ All supplies can be varied $\pm 5\%$, and operation is guaranteed. Device is tested with nominal supplies. 2 Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

All parameters are guaranteed by design.
 All input control signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

Parameter	Symbol	Conditions	Min	Тур	Max	Units
Write Data Setup	twos	t _{WCS} = 150 ns	20			ns
Write Data Hold	twoH	t _{wcs} = 150 ns	0			ns
Load Data Pulse Width	t _{LDW}		180			ns
Reset Pulse Width	treset		150			ns
Chip Select Read Pulse Width	t _{RCS}		170			ns
Read Data Hold	t _{RDH}	t _{RCS} = 170 ns	20			ns
Read Data Setup	t _{RDS}	t _{RCS} = 170 ns	0			ns
Data to High-Z	t _{DZ}	C _L = 10 pF			200	ns
Chip Select to Data	t _{CSD}	$C_L = 100 \text{ pF}$			320	ns
SUPPLY CHARACTERISTICS						
Power Supply Sensitivity	PSS			100		ppm/V
Positive Supply Current	I_{DD}			7	12	mA
Negative Supply Current	Iss	$V_{SS} = -5.0 \text{ V}$	-10			mA
Power Dissipation	P _{DISS}	$V_{SS} = 0 V$		60		mW
•		$V_{SS} = -5.0 \text{ V}$		110		mW




Figure 3. Data Output (Read Timing)





Figure 4. Data Write (Input and Output Registers) Timing


 $^{^1}$ All supplies can be varied $\pm 5\%$, and operation is guaranteed. Device is tested with $V_{DD} = 4.75$ V. 2 For single-supply operation only ($V_{REFL} = 0.0$ V, $V_{SS} = 0.0$ V). Due to internal offset errors, INL and DNL are measured beginning at 0x005.

³ Operation is guaranteed over this reference range, but linearity is neither tested nor guaranteed.

⁴ All parameters are guaranteed by design.

 $^{^{5}}$ All input control signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.





ABSOLUTE MAXIMUM RATINGS

 $T_A = +25$ °C, unless otherwise noted.

Table 3.

1 autc 3.	
Parameter	Rating
V_{SS} to V_{DD}	−0.3 V, +33.0 V
V_{SS} to V_{LOGIC}	−0.3 V, +33.0 V
V _{LOGIC} to DGND	−0.3 V, +7.0 V
V_{SS} to V_{REFL}	-0.3 V , $+\text{V}_{SS} - 2.0 \text{ V}$
V_{REFH} to V_{DD}	+2.0 V, +33.0 V
V_{REFH} to V_{REFL}	$+2.0 \text{V}, \text{V}_{\text{SS}} - \text{V}_{\text{DD}}$
Current into Any Vss pin	±15 mA
Digital Input Voltage to DGND	$-0.3 \text{ V, V}_{LOGIC} + 0.3 \text{ V}$
Digital Output Voltage to DGND	−0.3 V, +7.0 V
Operating Temperature Range	
EP, FP, FPC	-40°C to +85°C
AT, BT, BTC	−55°C to +125°C
Junction Temperature	150°C
Storage Temperature Range	−65°C to +150°C
Power Dissipation Package	1000 mW
Lead Temperature	JEDEC Industry Standard
Soldering	J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case mounting conditions, that is, a device in socket.

Table 4. Thermal Resistance

Package Type	θја	θις	Unit
28-Lead Plastic DIP (PDIP)	48	22	°C/W
28-Terminal Ceramic Leadless Chip Carrier (LLC)	70	28	°C/W
28-Lead Plastic Leaded Chip Carrier (PLLC)	63	25	°C/W
28-Lead Ceramic Dual In-Line Package (CERDIP)	51	9	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 5. Pin Function Descriptions

	Manage and	
Pin Number	Mnemonic	Description
1	V _{REFH}	High-Side DAC Reference Input.
2	V _{OUТВ}	DAC B Output.
3	Vouta	DAC A Output.
4	Vss	Lower Rail Power Supply.
5	DGND	Digital Ground.
6	RESET	Reset Input and Output Registers to all 0s, Enabled at Active Low.
7	LDAC	Load Data to DAC, Enabled at Active Low.
8	DB0	Data Bit 0, LSB.
9	DB1	Data Bit 1.
10	DB2	Data Bit 2.
11	DB3	Data Bit 3.
12	DB4	Data Bit 4.
13	DB5	Data Bit 5.
14	DB6	Data Bit 6.
15	DB7	Data Bit 7.
16	DB8	Data Bit 8.
17	DB9	Data Bit 9.
18	DB10	Data Bit 10.
19	DB11	Data Bit 11, MSB.
20	R/W	Active Low to Write Data to DAC. Active high to readback previous data at data bit pins with V _{LOGIC} connected to 5 V.
21	A1	Address Bit 1.
22	A0	Address Bit 0.
23	CS	Chip Select, Enabled at Active Low.
24	V_{LOGIC}	Voltage Supply for Readback Function. Can be open circuit if not used.
25	V_{DD}	Upper Rail Power Supply.
26	V_{OUTD}	DAC D Output.
27	Voutc	DAC C Output.
28	V _{REFL}	Low-Side DAC Reference Input.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 10. DNL vs. VREFH




Figure 11. INL vs. V_{REFH}




Figure 12. Full-Scale Error vs. Time Accelerated by Burn-in




Figure 13. DNL vs. VREFH




Figure 14. INL vs.V_{REFH}




Figure 15. Zero-Scale Error vs. Time Accelerated by Burn-In




Figure 16. Full-Scale Error vs. Temperature




Figure 17. Zero-Scale Error vs. Temperature




Figure 18. Channel-to-Channel Matching ($V_{SUPPLY} = \pm 15 V$)




Figure 19. Channel-to-Channel Matching ($V_{SUPPLY} = +5 V/GND$)




Figure 20. IDD vs. VREFH (All DACs High)




Figure 21. INL vs. Code




Figure 22. Positive Slew Rate




Figure 23. Settling Time (Negative)




Figure 24. Settling Time (Positive)




Figure 25. Negative Slew Rate




Figure 26. IVREFH VS. Code




Figure 27. INL vs. Load Resistance




Figure 28. Output Swing vs. Load Resistance





Figure 29. Small Signal Response



 ${\it Figure\,30.\,Power\,Supply\,Current\,vs.\,Temperature}$




Figure 31. PSRR vs. Frequency




Figure 32. Noise Density vs. Noise Frequency




Figure 33. Iout vs. Vout




Figure 34. Broadband Noise




Figure 35. I_{OUT} vs. V_{OUT}




Figure 36. Glitch and Deglitched Results

THEORY OF OPERATION

INTRODUCTION

The DAC8412/DAC8413 are quad, voltage output, 12-bit parallel input DACs featuring a 12-bit data bus with readback capability. The only differences between the DAC8412/DAC8413 are the reset functions. The DAC8412 resets to midscale (Code 0x800), and the DAC8413 resets to minimum scale (Code 0x000).

The ability to operate from a single 5 V supply is a unique feature of these DACs.

Operation of the DAC8412/DAC8413 can be viewed by dividing the system into three separate functional groups: the digital I/O and logic, the digital-to-analog converters, and the output amplifiers.

DACS

Each DAC is a voltage switched, high impedance ($R = 50 \text{ k}\Omega$), R-2R ladder configuration. Each 2R resistor is driven by a pair of switches that connect the resistor to either V_{REFH} or V_{REFL} .

GLITCH

Worst-case glitch occurs at the transition between Half-Scale Digital Code 1000 0000 0000 to half-scale minus 1 LSB, 0111 1111 1111. It can be measured at about 2 V μs (see Figure 36). For demanding applications such as waveform generation or precision instrumentation control, a deglitcher circuit can be implemented with a standard sample-and-hold circuit (see Figure 37). When \overline{CS} is enabled by synchronizing the hold period to be longer than the glitch tradition, the output voltage can be smoothed with minimum disturbance. A quad sample-and-hold amplifier, SMP04, has been used to illustrate the deglitching result (see Figure 36).




Figure 37. Data Output (Read Timing)

REFERENCE INPUTS

All four DACs share common reference high (V_{REFH}) and reference low (V_{REFL}) inputs. The voltages applied to these reference inputs set the output high and low voltage limits of all four of the DACs. Each reference input has voltage restrictions with respect to the other reference and to the power supplies. The V_{REFL} can be set at any voltage between V_{SS} and $V_{REFH} - 2.5$ V, and V_{REFH} can be set to any value between $+V_{DD} - 2.5$ V and $V_{REFL} + 2.5$ V. Note that because of these restrictions, the DAC8412 references cannot be inverted (that is, V_{REFL} cannot be greater than V_{REFH}).

It is important to note that the DAC8412 V_{REFH} input both sinks and sources current. In addition, the input current of both V_{REFH} and V_{REFL} are code-dependent. Many references have limited current-sinking capability and must be buffered with an amplifier to drive V_{REFH} . The V_{REFL} has no such special requirements.

It is recommended that the reference inputs be bypassed with 0.2 μ F capacitors when operating with ± 10 V references. This limits the reference bandwidth.

DIGITAL I/O

See Table 6 for the digital control logic truth table. Digital I/O consists of a 12-bit bidirectional data bus, two registers select inputs, A0 and A1, a R/W input, a RESET input, a chip select (CS), and a load DAC (LDAC) input. Control of the DACs and bus direction is determined by these inputs as shown in Table 6. Digital data bits are labeled with the MSB defined as Data Bit 11 and the LSB as Data Bit 0. All digital pins are TTL/CMOS compatible.

See Figure 38 for a simplified I/O logic diagram. The register select inputs A0 and A1 select individual DAC registers A (Binary Code 00) through \underline{D} (Binary Code $\underline{11}$). Decoding of the registers is enabled by the \overline{CS} input. When \overline{CS} is high, no decoding takes place, and neither the writing nor the reading of the input registers is enabled. The loading of the second bank of registers is controlled by the asynchronous \overline{LDAC} input. By taking \overline{LDAC} low while \overline{CS} is enabled, all output registers can be updated simultaneously. Note that the t_{LDW} required pulse width for updating all DACs is a minimum of 170 ns.

The R/\overline{W} input, when enabled by \overline{CS} , controls the writing to and reading from the input register.

CODING

Both DAC8412/DAC8413 use binary coding. The output voltage can be calculated by

$$V_{\scriptscriptstyle OUT} = V_{\scriptscriptstyle REFL} + \frac{(V_{\scriptscriptstyle REFH} - V_{\scriptscriptstyle REFL}) \times N}{4096}$$

where *N* is the digital code in decimal.

RESET

The RESET function can be used either at power-up or at any time during DAC operation. The RESET function is independent of $\overline{\text{CS}}$. This pin is active low and sets the DAC output registers to either center code for the DAC8412, or zero code for the DAC8413. The reset-to-center code is most useful when the DAC is configured for bipolar references and an output of 0 V after reset is desired.

SUPPLIES

Supplies required are V_{SS} , V_{DD} , and V_{LOGIC} . The V_{SS} supply can be set between -15~V and 0~V. V_{DD} is the positive supply; its operating range is between 5~V and 15~V.

 $V_{\rm LOGIC}$ is the digital output supply voltage for the readback function. It is normally connected to +5 V. This pin is a logic reference input only. It does not supply current to the device. If the readback function is not being used, $V_{\rm LOGIC}$ can be left open-circuit. While $V_{\rm LOGIC}$ does not supply current to the DAC8412, it does supply currents to the digital outputs when readback is used.

AMPLIFIERS

Unlike many voltage output DACs, the DAC8412 features buffered voltage outputs. Each output is capable of both sourcing and sinking 5 mA at ± 10 V, eliminating the need for external amplifiers when driving 500 pF or smaller capacitive load in most applications. These amplifiers are short-circuit protected.

Table 6. DAC8412/DAC8413 Logic Table

A 1	A0	R/W	CS	RS	LDAC	Input Register	Output Register	Mode	DAC
L	L	L	L	Н	L	Write	Write	Transparent	Α
L	Н	L	L	Н	L	Write	Write	Transparent	В
Н	L	L	L	Н	L	Write	Write	Transparent	С
Н	Н	L	L	Н	L	Write	Write	Transparent	D
L	L	L	L	Н	Н	Write	Hold	Write input	Α
L	Н	L	L	Н	Н	Write	Hold	Write input	В
Н	L	L	L	Н	Н	Write	Hold	Write input	С
Н	Н	L	L	Н	Н	Write	Hold	Write input	D
L	L	Н	L	Н	Н	Read	Hold	Read input	Α
L	Н	Н	L	Н	Н	Read	Hold	Read input	В
Н	L	Н	L	Н	Н	Read	Hold	Read input	С
Н	Н	Н	L	Н	Н	Read	Hold	Read input	D
Χ	Χ	Χ	Н	Н	L	Hold	Update all output registers		All
Χ	Х	Х	Н	Н	Н	Hold	Hold	Hold	All
Χ	Χ	Χ	Х	L	Χ	All register	s reset to midscale/zero-scale ¹		All
Χ	Χ	Χ	Н	↓	Χ	All registers	latched to midscale/zero-scale ¹		All

DAC8412 resets to midscale, and DAC8413 resets to zero scale. L = logic low; H = logic high; X = don't care. Input and output registers are transparent when asserted.




Figure 38. Simplified I/O Logic Diagram

Careful attention to grounding is important for accurate operation of the DAC8412. This is not because the DAC8412 is more sensitive than other 12-bit DACs, but because with four outputs and two references, there is greater potential for ground loops. Because the DAC8412 has no analog ground, the ground must be specified with respect to the reference.

REFERENCE CONFIGURATIONS

Output voltage ranges can be configured as either unipolar or bipolar, and within these choices, a wide variety of options exists. The unipolar configuration can be either positive or negative voltage output, and the bipolar configuration can be either symmetrical or nonsymmetrical.




Figure 39. Unipolar +10 V Operation




Figure 40. Symmetrical Bipolar Operation

Figure 40 (symmetrical bipolar operation) shows the DAC8412 configured for $\pm 10~\rm V$ operation. See the AD688 data sheet for a full explanation of reference operation. Adjustments may not be required for many applications since the AD688 is a very high accuracy reference. However, if additional adjustments are required, adjust the DAC8412 full scale first. Begin by loading the digital full-scale code (0xFFF), and then adjust the gain adjust potentiometer to attain a DAC output voltage of 9.9976 V. Then, adjust the balance adjust to set the center-scale output voltage to 0.000 V.

The 0.2 μF bypass capacitors shown at the reference inputs in Figure 40 should be used whenever ± 10 V references are used. Applications with single references or references to ± 5 V may not require the 0.2 μF bypassing. The 6.2 Ω resistor in series with the output of the reference amplifier keeps the amplifier from oscillating with the capacitive load. This 6.2 Ω resistor has been found to be large enough to stabilize this circuit. Larger resistor values are acceptable, provided that the drop across the resistor does not exceed V_{BE} . Assuming a minimum V_{BE} of 0.6 V and a maximum current of 2.75 mA, then the resistor should be under 200 Ω for the loading of a single DAC8412.

Using two separate references is not recommended. Having two references can cause different drifts with time and temperature; whereas with a single reference, most drifts track.

Unipolar positive full-scale operation can usually be set with a reference with the correct output voltage. This is preferable to using a reference and dividing down to the required value. For a 10 V full-scale output, the circuit can be configured as shown in Figure 41. In this configuration, the full-scale value is set first by adjusting the 10 $k\Omega$ resistor for a full-scale output of 9.9976 V.




Figure 41. Unipolar –10 V Operation

Figure 41 shows the DAC8412 configured for -10~V to 0 V operation. A -10~V full-scale output voltage reference is connected directly to V_{REFL} for the reference voltage.

SINGLE +5 V SUPPLY OPERATION

For operation with a 5 V supply, the reference voltage should be set between 1.0 V and 2.5 V for optimum linearity. Figure 42 shows a REF43 used to supply a 2.5 V reference voltage. The headroom of the reference and DAC are both sufficient to support a 5 V supply with $\pm 5\%$ tolerance. $V_{\rm DD}$ and $V_{\rm LOGIC}$ should be connected to the same supply. Separate bypassing to each pin should also be used.





Figure 42. +5 V Single-Supply Operation


OUTLINE DIMENSIONS



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 43. 28-Terminal Ceramic Leadless Chip Carrier [LCC]
(E-28-1)


Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MS-011

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE LEADS.

Figure 44. 28-Lead Plastic Dual In-Line Package [PDIP] Wide Body (N-28-2) Dimensions shown in inches and (millimeters) 1006-A



COMPLIANT TO JEDEC STANDARDS MO-047-AB
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 45. 28-Lead Plastic Leaded Chip Carrier [PLCC] (P-28) Dimensions shown in inches and (millimeters)

0.005 (0.13) MIN 0.100 (2.54) MAX 0.610 (15.49) 0.500 (12.70) 0.620 (15.75) 0.015 (0.38) MIN 0.225(5.72) MAX 1.490 (37.85) MAX 0.590 (14.99) 0.150 (3.81) MIN 0.018 (0.46) 0.008 (0.20) 15° 0.200 (5.08) 0.125 (3.18) 0.070 (1.78) SEATING 0.030 (0.76) PLANE 0.100 (2.54) BSC 0.026 (0.66) 0.014 (0.36)

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 46. 28-Lead Ceramic Dual In-Line Package [CERDIP] (Q-28-2) Dimensions shown in inches and (millimeters) 106-A

ORDERING GUIDE

Model ¹	Notes	Temperature Range	INL	Package Description	Package Option
DAC8412AT/883C		−55°C to +125°C	±0.75	28-Lead Ceramic Dual In-Line Package [CERDIP]	Q-28-2
DAC8412BT/883C		−55°C to +125°C	±1.5	28-Lead Ceramic Dual In-Line Package [CERDIP]	Q-28-2
DAC8412BTC/883C		−55°C to +125°C	±1.5	28-Terminal Ceramic Leadless Chip Carrier [LCC]	E-28-1
DAC8412EP	2	−40°C to +85°C	±0.5	28-Lead Plastic Dual In-Line Package [PDIP]	N-28-2
DAC8412EPZ	2	−40°C to +85°C	±0.5	28-Lead Plastic Dual In-Line Package [PDIP]	N-28-2
DAC8412FP	2	-40°C to +85°C	±1	28-Lead Plastic Dual In-Line Package [PDIP]	N-28-2
DAC8412FPC	2	−40°C to +85°C	±1	28-Lead Plastic Leaded Chip Carrier [PLCC]	P-28
DAC8412FPC-REEL	2	-40°C to +85°C	±1	28-Lead Plastic Leaded Chip Carrier [PLCC]	P-28
DAC8412FPCZ	2	-40°C to +85°C	±1	28-Lead Plastic Leaded Chip Carrier [PLCC]	P-28
DAC8412FPCZ-REEL	2	-40°C to +85°C	±1	28-Lead Plastic Leaded Chip Carrier [PLCC]	P-28
DAC8412FPZ	2	-40°C to +85°C	±1	28-Lead Plastic Dual In-Line Package [PDIP]	N-28-2
DAC8413AT/883C		−55°C to +125°C	±0.75	28-Lead Ceramic Dual In-Line Package [CERDIP]	Q-28-2
DAC8413BT/883C		−55°C to +125°C	±1.5	28-Lead Ceramic Dual In-Line Package [CERDIP]	Q-28-2
DAC8413BTC/883C		−55°C to +125°C	±1.5	28-Terminal Ceramic Leadless Chip Carrier [LCC]	E-28-1
DAC8413EP	2	−40°C to +85°C	±0.5	28-Lead Plastic Dual In-Line Package [PDIP]	N-28-2
DAC8413EPZ	2	-40°C to +85°C	±0.5	28-Lead Plastic Dual In-Line Package [PDIP]	N-28-2
DAC8413FP	2	−40°C to +85°C	±1	28-Lead Plastic Dual In-Line Package [PDIP]	N-28-2
DAC8413FPC	2	-40°C to +85°C	±1	28-Lead Plastic Leaded Chip Carrier [PLCC]	P-28
DAC8413FPC-REEL	2	−40°C to +85°C	±1	28-Lead Plastic Leaded Chip Carrier [PLCC]	P-28
DAC8413FPCZ	2	-40°C to +85°C	±1	28-Lead Plastic Leaded Chip Carrier [PLCC]	P-28
DAC8413FPC-REEL	2	−40°C to +85°C	±1	28-Lead Plastic Dual In-Line Package [PDIP]	N-28-2
DAC8413FPZ	2	-40°C to +85°C	±1	28-Lead Plastic Dual In-Line Package [PDIP]	N-28-2



 $^{^1}$ Z = RoHS Compliant Part. 2 If burn-in is required, these models are available in CERDIP. Contact sales.