

Thermal Resistance									
Symbol		Parameter				Тур.	Max. Units		
R <sub>θJC</sub>		Junction-to-Case					0.4		
030		Junction-to-Ambient (PCB Mount) ®					40 °C/W		
Static Electrical Characteristics @ T」 = 25°C (unless otherwise specified)									
Symbol	Parameter			Typ.	Max.	Units	Conditions		
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage		<b>Min.</b> 40				V <sub>GS</sub> = 0V, I <sub>D</sub> = 250µA		
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient			0.038			Reference to 25°C, I <sub>D</sub> = 2.0mA <sup>2</sup>		
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance			0.50	0.69		V <sub>GS</sub> = 10V, I <sub>D</sub> = 100A ⑤		
V <sub>GS(th)</sub>	Gate Threshold Voltage		2.2	3.0	3.9		$V_{DS} = V_{GS}, I_D = 250 \mu A$		
	Drain-to-Source Leakage Current Gate-to-Source Forward Leakage				1.0		$V_{DS} = 40V, V_{GS} = 0V$		
I <sub>DSS</sub>					150	μA	$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 125^{\circ}C$		
					100	_	V <sub>GS</sub> = 20V		
I <sub>GSS</sub>	Gate-to-Source Reverse Leakage				-100	nA	V <sub>GS</sub> = -20V		
R <sub>G</sub>	1	Gate Resistance		2.3		Ω			
	trical C	haracteristics @ T」 = 25°C (unless other	wise s	pecified	d)				
Symbol		Parameter	Min.	Тур.	, Max.	Units	Conditions		
gfs	Forwar	d Transconductance	180			S	V <sub>DS</sub> = 10V, I <sub>D</sub> = 100A		
Q <sub>g</sub>	Total G	ate Charge		305	460		I <sub>D</sub> = 100A		
Q <sub>gs</sub>	Gate-to	o-Source Charge		84		0	V <sub>DS</sub> = 20V		
Q <sub>gd</sub>	Gate-to	p-Drain ("Miller") Charge		96		nC	V <sub>GS</sub> = 10V ⑤		
Q <sub>sync</sub>	Total G	ate Charge Sync. (Q <sub>g</sub> - Q <sub>gd</sub> )		209					
t <sub>d(on)</sub>	Turn-O	n Delay Time		21			V <sub>DD</sub> = 20V		
t <sub>r</sub>	Rise Ti	me		94			I <sub>D</sub> = 100A		
t <sub>d(off)</sub>	Turn-O	ff Delay Time		150		ns	R <sub>G</sub> = 2.7Ω		
t <sub>f</sub>	Fall Tin	ne		90			V <sub>GS</sub> = 10V ⑤		
C <sub>iss</sub>	Input C	apacitance		13975			V <sub>GS</sub> = 0V		
C <sub>oss</sub>	Output	Capacitance		2140			V <sub>DS</sub> = 25V		
C <sub>rss</sub>	Revers	e Transfer Capacitance		1438		pF	f = 1.0 MHz		
C <sub>oss</sub> eff. (ER)	Effectiv	re Output Capacitance (Energy Related) 🗇		2620			$V_{GS}$ = 0V, $V_{DS}$ = 0V to 32V $\odot$		
C <sub>oss</sub> eff. (TR)	Effectiv	e Output Capacitance (Time Related)		3306			$V_{GS}$ = 0V, $V_{DS}$ = 0V to 32V (6)		
Diode Charac	teristic	S							
Symbol	Pa	arameter	Min.	Тур.	Max.	Units	Conditions		
1.		uous Source Current			<b>523</b> ①	А	MOSFET symbol		
I <sub>S</sub>	(Body Diode)						showing the		
l	Pulsed	Source Current			1440*	А	integral reverse		
I <sub>SM</sub>	· ·	Body Diode) ②					p-n junction diode.		
V <sub>SD</sub>	1	Forward Voltage		0.8	1.3	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 100A, V <sub>GS</sub> = 0V @		
dv/dt	Peak D	viode Recovery ④		3.1		V/ns	$T_J = 175^{\circ}C, I_S = 100A, V_{GS} = 40V$		
t <sub>rr</sub>	Reverse Recovery Time			59		ns	$T_{\rm J} = 25^{\circ}C$ T = 125°C V <sub>R</sub> = 34V,		
				60			1j = 125 C		
Q <sub>rr</sub>	Reverse Recovery Charge			96		nC	1j = 250		
				98			IJ = 125 C		
I <sub>RRM</sub>	Reverse Recovery Current			2.7		A	T <sub>J</sub> = 25°C		

#### Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 360A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by T<sub>Jmax</sub>, starting T<sub>J</sub> = 25°C, L = 0.15mH R<sub>G</sub> = 50 $\Omega$ , I<sub>AS</sub> = 100A, V<sub>GS</sub> =10V.
- ④ ISD  $\leq$  100A, di/dt  $\leq$  1070A/µs, VDD  $\leq$  V(BR)DSS, TJ  $\leq$  175°C.
- (5) Pulse width  $\leq$  400µs; duty cycle  $\leq$  2%.

- 6 Coss eff. (TR) is a fixed capacitance that gives the same charging time as Coss while VDs is rising from 0 to 80% VDss.
- O Coss eff. (ER) is a fixed capacitance that gives the same energy as Coss while VDs is rising from 0 to 80% VDss.
- When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.
- $\begin{tabular}{ll} @ $R_{\theta}$ is measured at $T_J$ approximately $90°C. \end{tabular} \end{tabular} \end{tabular} \end{tabular}$
- @ Limited by  $T_{Jmax},$  starting  $T_{J}$  = 25°C, L = 1mH,  $R_{G}$  = 50 $\Omega$ ,  $I_{AS}$  = 53A,  $V_{GS}$  =10V.
- \* Pulse drain current is limited to 1440A by source bonding technology






Fig. 1 Typical Output Characteristics




Fig. 3 Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig. 2 Typical Output Characteristics




Fig. 4 Normalized On-Resistance vs. Temperature





Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage





100 T<sub>C</sub>, Case Temperature (°C)

125

150

175

Fig 9. Maximum Drain Current vs. Case Temperature

75

25

50




Fig 11. Typical Coss Stored Energy

# AUIRFSA8409-7P




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. Drain Current






Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case





Notes on Repetitive Avalanche Curves , Figures 14, 15: (For further info, see AN-1005 at www.irf.com)


- Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of Tjmax. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as T<sub>jmax</sub> is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 24a, 24b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed T<sub>jmax</sub> (assumed as 25°C in Figure 13, 14).


tav = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

ZthJC(D, tav) = Transient thermal resistance, see Figures 13.

$$\begin{split} P_{D (ave)} &= 1/2 \ ( \ 1.3 \cdot BV \cdot I_{av} ) = \Delta T / \ Z_{thJC} \\ I_{av} &= 2 \Delta T / \ [1.3 \cdot BV \cdot Z_{th}] \\ & E_{AS (AR)} = P_{D (ave)} \cdot t_{av} \end{split}$$





5

İnfineon






Fig 16. Typical On-Resistance vs. Gate Voltage




Fig. 18 - Typical Recovery Current vs. dif/dt




Fig. 20 - Typical Recovery Current vs. dif/dt




Fig 17. Threshold Voltage vs. Temperature






Fig. 19 - Typical Stored Charge vs. dif/dt












Fig 22. Typical On-Resistance vs. Drain Current










Fig 24a. Unclamped Inductive Test Circuit




Fig 25a. Switching Time Test Circuit




Fig 26a. Gate Charge Test Circuit







Fig 24b. Unclamped Inductive Waveforms










### D<sup>2</sup>PAK-7TP Package Outline (Dimensions are shown in millimeters (inches))



S Y	DIMENSIONS							
M B C L	MILLIM	ETERS	INC	O T E S				
L	MIN.	MAX.	MIN.	MAX.	E S			
А	4.06	4.83	.160	.190				
A1	-	0.254	-	.010				
b	0.51	0.91	.020	.036				
b1	0.51	0.81	.020	.032	5			
с	0.38	0.74	.015	.029				
c1	0.38	0.58	.015	.023	5			
c2	1.14	1.65	.045	.065				
D	8.38	9.65	.330	.380	3			
D1	6.86	7.42	.270	.292	4			
Е	9.65	10.54	.380	.415	3,4			
E1	8.00	9.00	.315	.354	4			
е	1.27 BSC		.050					
Н	14.61	15.88	.575	.625				
L	1.78	2.79	.070	.110				
L1	-	1.68	-	.066	4			
L2	_	1.78	-	.070				
L3	0.25 BSC		.010	.010 BSC				

NOTES:

1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M-1994

2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

 3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED

 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST


 EXTREMES OF THE PLASTIC BODY AT DATUM H.

- 4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.
- 5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.
- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263CB. EXCEPT FOR DIMS. E, E1 & D1.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



#### D<sup>2</sup>PAK-7TP Part Marking Information




#### D<sup>2</sup>PAK-7TP Tape and Reel

NOTES, TAPE & REEL, LABELLING:

- 1. TAPE AND REEL.
  - 1.1 REEL SIZE 13 INCH DIAMETER.
  - 1.2 EACH REEL CONTAINING 800 DEVICES.
  - 1.3 THERE SHALL BE A MINIMUM OF 42 SEALED POCKETS CONTAINED IN THE LEADER AND A MINIMUM OF 15 SEALED POCKETS IN THE TRAILER.
  - 1.4 PEEL STRENGTH MUST CONFORM TO THE SPEC. NO. 71-9667.
  - 1.5 PART ORIENTATION SHALL BE AS SHOWN BELOW.
  - 1.6 REEL MAY CONTAIN A MAXIMUM OF TWO UNIQUE LOT CODE/DATE CODE COMBINATIONS. REWORKED REELS MAY CONTAIN A MAXIMUM OF THREE UNIQUE LOT CODE/DATE CODE COMBINATIONS. HOWEVER, THE LOT CODES AND DATE CODES WITH THEIR RESPECTIVE QUANTITIES SHALL APPEAR ON THE BAR CODE LABEL FOR THE AFFECTED REEL.

- 2. LABELLING (REEL AND SHIPPING BAG).
  - 2.1 CUST. PART NUMBER (BAR CODE): IRFXXXXSTRL-7P
  - 2.2 CUST. PART NUMBER (TEXT CODE): IRFXXXXSTRL-7P
  - 2.3 I.R. PART NUMBER: IRFXXXXSTRL-7P
  - 2.4 QUANTITY:
  - 2.5 VENDOR CODE: IR
  - 2.6 LOT CODE:
  - 2.7 DATE CODE:



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



#### **Qualification Information<sup>†</sup>**

		Automotive (per AEC-Q101)				
		Comments: This part number(s) passed Automotive qualification. IR's Indus- trial and Consumer qualification level is granted by extension of the higher Automotive level.				
		D <sup>2</sup> PAK-7TP	MSL1			
	Human Body Model	Class H3A (± 8000V) <sup>†</sup>				
ESD		AEC-Q101-001				
	Charged Device Model	Class C5 (± 2000V) <sup>†</sup>				
		AEC-Q101-005				
RoHS Compliant		Yes				

+ Highest passing voltage.

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

#### **IMPORTANT NOTICE**

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<u>www.infineon.com</u>).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.