Absolute Maximum Ratings

Stresses beyond the limits listed below may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

0.3V to 43V
0.3V to 6.0V
0.3V to 48V ⁽¹⁾
0.3V to 6V
1V to 43V ^(1, 2)
0.3V to VCC+0.3V
65°C to +150°C
150°C
Internally Limited
300°C
2kV

Operating Conditions

PV _{IN}	5V to 40V
V _{IN}	5V to 40V
SW, ILIM	1V to 40V ⁽¹⁾
PGOOD, V_{CC} , T_{ON} , SS, EN,	FB0.3V to 5.5V
Switching Frequency	100kHz to 800kHz ⁽³⁾
Junction Temperature Range	e40°C to +125°C
XR76203 JEDEC51 Package Th	nermal Resistance, θ _{JA} 28°C/W
XR76205 JEDEC51 Package Th	nermal Resistance, θ _{JA} 26°C/W
	nermal Resistance, θ_{JA} 25°C/W ssipation at 25°C3.6W
XR76205 Package Power Di	ssipation at 25°C3.8W
XR76208 Package Power Di	ssipation at 25°C4.0W

Note 1: No external voltage applied.

Note 2: SW pin's minimum DC range is -1V, transient is -5V for less than 50ns.

Note 3: Recommended frequency

Electrical Characteristics

Unless otherwise noted: T_J = 25°C, V_{IN} =24V, BST= V_{CC} , SW=AGND=PGND=0V, C_{VCC} =4.7uF. Limits applying over the full operating temperature range are denoted by a "•"


Symbol	Parameter Conditions			Min	Тур	Max	Units	
Power Sup	Power Supply Characteristics							
V _{IN}	Input Voltage Range	VCC regulating	•	5.5		40	V	
I _{VIN}	VIN Input Supply Current	Not switching, V _{IN} = 24V, V _{FB} = 0.7V	•		0.7	2	mA	
I _{VIN}	VIN Input Supply Current (XR76203)	f=300kHz, R _{ON} =215k, VFB=0.58V			12		mA	
I _{VIN}	VIN Input Supply Current (XR76205)	f=300kHz, R _{ON} =215k, VFB=0.58V			15		mA	
I _{VIN}	VIN Input Supply Current (XR76208)	f=300kHz, R _{ON} =215k, VFB=0.58V			19		mA	
I _{OFF}	Shutdown Current	Enable = 0V, V _{IN} = 12V			1		μΑ	
Enable and	Enable and Under-Voltage Lock-Out UVLO							
V _{IH_EN_1}	EN Pin Rising Threshold		•	1.8	1.9	2.0	V	
V _{EN_H_1}	EN Pin Hysteresis				70		mV	
V _{IH_EN_2}	EN Pin Rising Threshold for DCM/ CCM operation		•	2.8	3.0	3.1	V	
V _{EN_H_2}	EN Pin Hysteresis				100		mV	

Symbol	Parameter	Conditions		Min	Тур	Max	Units
	VCC UVLO Start Threshold, Rising Edge		•	4.00	4.25	4.40	V
	VCC UVLO Hysteresis				230		mV
Reference	Voltage						
V	B (V)	V _{IN} = 5.5V to 40V, VCC regulating		0.596	0.600	0.604	V
V _{REF}	Reference Voltage	V _{IN} = 5.5V to 40V, VCC regulating	•	0.594	0.600	0.606	V
	DC Line Regulation	CCM, closed loop, V _{IN} =5.5V-40V, applies to any C _{OUT}			±0.33		%
	DC Load Regulation	CCM, closed loop, applies to any C _{OUT}			±0.39		%
Programm	able Constant On-Time						
T _{ON1}	On-Time 1	R _{ON} = 237k, V _{IN} = 40V	•	1570	1840	2120	ns
	f Corresponding to On-Time 1	V _{OUT} = 24V, V _{IN} = 40V, R _{ON} = 237k	•	283	326	382	kHz
T _{ON(MIN)}	Minimum Programmable On-Time	R _{ON} = 14k, V _{IN} = 40V			120		ns
T _{ON2}	On-Time 2	R _{ON} = 14k, V _{IN} = 24V	•	174	205	236	ns
T _{ON3}	On-Time 3	R _{ON} = 35.7k, V _{IN} = 24V	•	407	479	550	ns
	f Corresponding to On-Time 3	V _{OUT} = 3.3V, V _{IN} = 24V, R _{ON} = 35.7k	•	250	287	338	kHz
	f Corresponding to On-Time 3	V _{OUT} = 5.0V, V _{IN} = 24V, R _{ON} = 35.7k	•	379	435	512	kHz
	Minimum Off-Time		•		250	350	ns
Diode Emu	ılation Mode						
	Zero Crossing Threshold	DC value measured during test			-2		mV
Soft-start							
	SS Charge Current		•	-14	-10	-6	μΑ
	SS Discharge Current	Fault present	•	1			mA
VCC Linea	r Regulator						
	VOC Outrout Valtages	V _{IN} = 6V to 40V, I _{LOAD} = 0 to 30mA	•	4.8	5.0	5.2	V
	VCC Output Voltage	V _{IN} = 5V, I _{LOAD} = 0 to 20mA	•	4.51	4.7		V
Power Goo	od Output						
	Power Good Threshold			-10	-6.9	-5	%
	Power Good Hysteresis				1.6	4	%
	Power Good Sink Current			1			mA
Protection:	OCP, OTP, Short-Circuit						
	Hiccup Timeout				110		ms
	ILIM Pin Source Current			45	50	55	μΑ
	ILIM Current Temperature Coefficient				0.4		%/°C
	OCP Comparator Offset		•	-8	0	+8	mV

Symbol	Parameter	Conditions		Min	Тур	Max	Units
	Current Limit Blanking	GL rising>1V			100		ns
	Thermal Shutdown Threshold ¹	Rising temperature			150		°C
	Thermal Hysteresis ¹				15		°C
	VSCTH Feedback Pin Short-Circuit Threshold	Percent of V _{REF} short circuit is active after PGOOD is asserted	•	50	60	70	%
XRP76203	3 Output Power Stage	,	•		•		
D	High-Side MOSFET R _{DSON}	I _{DS} = 1A			115	160	mΩ
R _{DSON}	Low-Side MOSFET R _{DSON}	IDS = IA			40	59	mΩ
I _{OUT}	Maximum Output Current		•	ЗА			Α
XRP76205	Output Power Stage						
R _{DSON}	High-Side MOSFET R _{DSON}	I _{DS} = 2A			42	59	mΩ
1 DSON	Low-Side MOSFET R _{DSON}	1DS - 2A			40	59	mΩ
I _{OUT}	Maximum Output Current		•	5A			Α
XRP76208	Output Power Stage						
٥	High-Side MOSFET R _{DSON}	1 - 24			42	59	mΩ
R _{DSON}	Low-Side MOSFET R _{DSON}	- I _{DS} = 2A			16.2	21.5	mΩ
I _{OUT}	Maximum Output Current		•	8A			А

Note 1: Guaranteed by design

Pin Configuration, Top View




Pin Assignments

Pin No.	Pin Name	Туре	Description	
1	ILIM	А	Over-current protection programming. Connect with a resistor to SW.	
2	EN/MODE	I	Precision enable pin. Pulling this pin above 1.9V will turn the regulator on and it will operate in CCM. If the voltage is raised above 3.0V then the regulator will operate in DCM/CCM depending on load	
3	TON	А	Constant on-time programming pin. Connect with a resistor to AGND.	
4	SS	А	Soft-Start pin. Connect an external capacitor between SS and AGND to program the soft-start rate based on the 10uA internal source current.	
5	PGOOD	O, OD	Power-good output. This open-drain output is pulled low when V _{OUT} is outside the regulation.	
6	FB	А	Feedback input to feedback comparator. Connect with a set of resistors to VOUT and AGND in order to program V _{OUT} .	
7, 10, AGND Pad	AGND	А	Signal ground for control circuitry. Connect AGND Pad with a short trace to pins 7 and 10.	
8	VIN	А	Supply input for the regulator's LDO. Normally it is connected to PVIN.	
9	vcc	А	The output of regulator's LDO. For operation using a 5V rail, VCC should be shorted to VIN.	
11-14, 20, 29, SW Pad	SW	PWR	Switch node. Drain of the low-side N-channel MOSFET. Source of the high-side MOSFET is wire-bonded to the SW Pad. Pins 20 and 29 are internally connected to SW pad.	
15-19, PGND Pad	PGND	PWR	Ground of the power stage. Should be connected to the system's power ground plane. Sour of the low-side MOSFET is wire-bonded to PGND Pad.	
21-28, PVIN Pad	PVIN	PWR	Input voltage for power stage. Drain of the high-side N-channel MOSFET.	
30	BST	А	High-side driver supply pin. Connect a bootstrap capacitor between BST and pin 29.	

Type: A = Analog, I = Input, O = Output, I/O = Input/Output, PWR = Power, OD = Open-Drain

Functional Block Diagram



Typical Performance Characteristics

Unless otherwise noted: V_{IN} = 24V, V_{OUT} =3.3V, I_{OUT} =8A, f=400kHz, T_A = 25°C. Schematic from the application information section.




Figure 1: Load Regulation




Figure 3: T_{ON} versus R_{ON}




Figure 5: frequency versus I_{OUT}




Figure 2: Line regulation




Figure 4: T_{ON} versus V_{IN}, R_{ON}=27.4k




Figure 6: frequency versus V_{IN}

Typical Performance Characteristics

Unless otherwise noted: V_{IN} = 24V, V_{OUT} =3.3V, I_{OUT} =8A, f=400kHz, T_A = 25°C. Schematic from the application information section.




Figure 7: XR76208 I_{OCP} versus R_{LIM}




Figure 9: XR76203 I_{OCP} versus R_{LIM}




Figure 11: V_{REF} versus temperature




Figure 8: XR76205 I_{OCP} versus R_{LIM}




Figure 10: I_{LIM} versus temperature




Figure 12: T_{ON} versus temperature, $\text{R}_{\text{ON}}\text{=}35.7\text{k}\Omega$

Typical Performance Characteristics

Unless otherwise noted: V_{IN} = 24V, V_{OUT} =3.3V, I_{OUT} =8A, f=400kHz, T_A = 25°C. Schematic from the application information section.




Figure 13: Steady state, I_{OUT}=8A




Figure 15: Power up, Forced CCM




Figure 17: Load step, Forced CCM, 0A-4A-0A




Figure 14: Steady state, DCM, I_{OUT}=0A




Figure 16: Power up, DCM/CCM




Figure 18: Load step, DCM/CCM, 0A-4A-0A

Efficiency

Unless otherwise noted: $T_{AMBIENT} = 25$ °C, No Air flow, f=400kHz, Inductor losses are included, Schematic from the application information section.




Figure 19: XR76208 efficiency, V_{IN}=12V




Figure 21: XR76205 efficiency, V_{IN}=12V




Figure 23: XR76203 efficiency, V_{IN}=12V




Figure 20: XR76208 efficiency, V_{IN}=24V




Figure 22: XR76205 efficiency, V_{IN}=24V




Figure 24: XR76203 efficiency, V_{IN}=24V

Rev 1B

Thermal Derating

Unless otherwise noted: No Air flow, f=400kHz, Schematic from the application information section.




Figure 25: XR76208, V_{IN}=12V




Figure 27: XR76205, V_{IN}=12V




Figure 29: XR76203, V_{IN}=12V




Figure 26: XR76208, V_{IN}=24V




Figure 28: XR76205, V_{IN}=24V




Figure 30: XR76203, V_{IN}=24V

Functional Description

XR76203, XR76205 and XR76208 are synchronous step-down proprietary emulated current-mode Constant On-Time (COT) regulators. The on-time, which is programmed via R_{ON} , is inversely proportional to V_{IN} and maintains a nearly constant frequency. The emulated current-mode control is stable with ceramic output capacitors.

Each switching cycle begins with GH signal turning on the high-side (control) FET for a preprogrammed time. At the end of the on-time, the high-side FET is turned off and the low-side (synchronous) FET is turned on for a preset minimum time (250ns nominal). This parameter is termed Minimum Off-Time. After the minimum off-time, the voltage at the feedback pin FB is compared to an internal voltage ramp at the feedback comparator. When V_{FB} drops below the ramp voltage, the high-side FET is turned on and the cycle repeats. This voltage ramp constitutes an emulated current ramp and makes possible the use of ceramic capacitors, in addition to other capacitor types, for output filtering.

Enable/Mode Input (EN/MODE)

EN/MODE pin accepts a tri-level signal that is used to control turn on/off. It also selects between two modes of operation: 'Forced CCM' and 'DCM/CCM'. If EN is pulled below 1.8V, the Regulator shuts down. A voltage between 2.0V and 2.8V selects the Forced CCM mode which will run the Regulator in continuous conduction at all times. A voltage higher than 3.1V selects the DCM/CCM mode which will run the Regulator in discontinuous conduction at light loads.

Selecting the Forced CCM Mode

In order to set the Regulator to operate in Forced CCM, a voltage between 2.0V and 2.8V must be applied to EN/MODE. This can be achieved with an external control signal that meets the above voltage requirement. Where an external control is not available, the EN/MODE can be derived from V_{IN} . If V_{IN} is well regulated, use a resistor divider and set the voltage to 2.5V. If V_{IN} varies over a wide range, the circuit shown in Figure 31 can be used to generate the required voltage. Note that at V_{IN} of 5.5V and 40V the nominal Zener voltage is 4.0V and 5.0V respectively. Therefore for V_{IN} in the range of 5.5V to 40V, the circuit shown in Figure 31 will generate V_{EN} required for Forced CCM.

Selecting the DCM/CCM Mode

In order to set the Regulator operation to DCM/CCM, a voltage between 3.1V and 5.5V must be applied to EN/MODE pin. If an external control signal is available, it can be directly connected to EN/MODE. In applications

where an external control is not available, EN/MODE input can be derived from V_{IN} . If V_{IN} is well regulated, use a resistor divider and set the voltage to 4V. If V_{IN} varies over a wide range, the circuit shown in Figure 32 can be used to generate the required voltage.




Figure 31: Selecting Forced CCM by deriving EN/MODE from V_{IN}




Figure 32: Selecting DCM/CCM by deriving EN/MODE from V_{IN}

Programming the On-Time

The On-Time T_{ON} is programmed via resistor R_{ON} according to following equation:

$$\mathsf{R}_{\mathsf{ON}} = \frac{\mathsf{V}_{\mathsf{IN}} \times [\mathsf{T}_{\mathsf{ON}} - (25 \times 10^{-9})]}{3.05 \times 10^{-10}}$$

where T_{ON} is calculated from:

$$T_{ON} = \frac{V_{OUT}}{V_{IN} \times f \times Eff}$$

where:

f is the desired switching frequency at nominal IOUT

Eff is the Regulator efficiency corresponding to nominal I_{OUT} shown in Figures 19-24

Substituting for T_{ON} in the first equation we get:

$$R_{ON} = \frac{\left(\frac{V_{OUT}}{f \times Eff}\right) - [(25 \times 10^{-9}) \times V_{IN}]}{3.05 \times 10^{-10}}$$

Over-Current Protection (OCP)

If load current exceeds the programmed over-current, I_{OCP} for four consecutive switching cycles, the Module enters hiccup mode of operation. In hiccup, the MOSFET gates are turned off for 110ms (hiccup timeout). Following the hiccup timeout, a soft-start is attempted. If OCP persists, hiccup timeout will repeat. The Module will remain in hiccup mode until load current is reduced below the programmed I_{OCP} . In order to program the over-current protection, use the following equation:

$$RLIM = \frac{(I_{OCP} \times RDS) + 8mV}{II IM}$$

Where:

RLIM is resistor value for programming I_{OCP}

I_{OCP} is the over-current threshold to be programmed

RDS is the MOSFET rated On Resistance; XR76208=21.5m Ω , XR76205=59m Ω , XR76203=59m Ω

8mV is the OCP comparator maximum offset

ILIM is the internal current that generates the necessary OCP comparator threshold (use 45µA).

Note that ILIM has a positive temperature coefficient of 0.4%/°C (Figure 10). This is meant to roughly match and compensate for positive temperature coefficient of the synchronous FET. Graph of typical I_{OCP} versus RLIM is shown in Figure 7-9. Maximum allowable RLIM for XR76205 is $8.06 \mathrm{k}\Omega$.

Short-Circuit Protection (SCP)

If the output voltage drops below 60% of its programmed value, the Module will enter hiccup mode. Hiccup will persist until short-circuit is removed. SCP circuit becomes active after PGOOD asserts high.

Over-Temperature (OTP)

OTP triggers at a nominal die temperature of 150°C. The gate of switching FET and synchronous FET are turned off. When die temperature cools down to 135°C, soft-start is initiated and operation resumes.

Programming the Output Voltage

Use an external voltage divider as shown in the Application Circuit to program the output voltage V_{OUT}.

$$R1 = R2 \times \left(\frac{V_{OUT}}{0.6} - 1\right)$$

where R2 has a nominal value of $2k\Omega$.

Programming the Soft-start

Place a capacitor CSS between the SS and AGND pins to program the soft-start. In order to program a soft-start time of TSS, calculate the required capacitance CSS from the following equation:

$$\text{CSS} = \text{TSS} \times \left(\frac{10 \mu \text{A}}{0.6 \text{V}}\right)$$

Feed-Forward Capacitor (CFF)

A feed-forward capacitor (C_{FF}) may be necessary depending on the Equivalent Series Resistance (ESR) of C_{OUT} . If only ceramic output capacitors are used for C_{OUT} then a C_{FF} is necessary. Calculate C_{FF} from:

$$C_{FF} = \frac{1}{2 \times \pi \times R1 \times 7 \times f_{LC}}$$

where:

R1 is the resistor that CFF is placed in parallel with

f_{IC} is the frequency of output filter double-pole

 f_{LC} frequency must be less than 11kHz when using ceramic C_{OUT} . If necessary, increase L and/or C_{OUT} in order to meet this constraint.

When using capacitors with higher ESR, such as PANA-SONIC TPE series, a C_{FF} is not required provided following conditions are met:

- 1. The frequency of output filter LC double-pole f_{LC} should be less than 11kHz.
- 2. The frequency of ESR Zero $f_{\text{Zero}, \text{ESR}}$ should be at least five times larger than f_{LC} .

Note that if $f_{Zero,ESR}$ is less than $5xf_{LC}$, then it is recommended to set the f_{LC} at less than 2kHz. CFF is still not required.


Maximum Allowable Voltage Ripple at FB pin

Note that the steady-state voltage ripple at feedback pin FB ($V_{FB,RIPPLE}$) must not exceed 50mV in order for the Regulator to function correctly. If $V_{FB,RIPPLE}$ is larger than 50mV then C_{OUT} should be increased as necessary in order to keep the $V_{FB,RIPPLE}$ below 50mV.


Feed-Forward Resistor (R_{FF})

Poor PCB layout can cause FET switching noise at the output and may couple to the FB pin via $C_{FF.}$ Excessive noise at FB will cause poor load regulation. To solve this problem place a resistor R_{FF} in series with $C_{FF.}$ $R_{FF.}$ value up to 2% of R1 is acceptable.


Application Circuit, XR76208




Application Circuit, XR76205



Application Circuit, XR76203



Mechanical Dimensions



Ordering Information⁽¹⁾

Part Number	Operating Temperature Range Lead-Free Package		Packaging Method			
XR76208EL-F				Tray		
XR76208ELTR-F	-40°C to +125°C	Yes ⁽²⁾	5x5mm QFN	Tape and Reel		
XR76208ELMTR-F				Mini Tape and Reel		
XR76208EVB		XR76208 Evaluation Boa				
XR76205EL-F				Tray		
XR76205ELTR-F	-40°C to +125°C	Yes ⁽²⁾	5x5mm QFN	Tape and Reel		
XR76205ELMTR-F				Mini Tape and Reel		
XR76205EVB	XR76205 Evaluation Board					
XR76203EL-F				Tray		
XR76203ELTR-F	-40°C to +125°C	Yes ⁽²⁾	5x5mm QFN	Tape and Reel		
XR76203ELMTR-F				Mini Tape and Reel		
XR76203EVB	XR76203 Evaluation Board					

NOTES

- 1. Refer to www.exar.com/XR76203, www.exar.com/XR76205, www.exar.com/XR76208 for most up-to-date Ordering Information.
- 2. Visit www.exar.com for additional information on Environmental Rating.

Revision History

Revision	Date	Description		
1A	February 2015	Initial release		
1B	June 2018	Update to MaxLinear logo. Update format and Ordering Information table.		



Corporate Headquarters: High Performance Analog:

 5966 La Place Court
 1060 Rincon Circle

 Suite 100
 San Jose, CA 95131

 Carlsbad, CA 92008
 Tel.: +1 (669) 265-6100

 Tel.:+1 (760) 692-0711
 Fax: +1 (669) 265-6101

Fax: +1 (760) 444-8598 Email: powertechsupport@exar.com

www.maxlinear.com www.exar.com

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this guide. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

Maxlinear, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless MaxLinear, Inc. receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

Company and product names may be registered trademarks or trademarks of the respective owners with which they are associated.

© 2015 - 2018 MaxLinear, Inc. All rights reserved