Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 28F010 and 28F020 may contain design defects or errors known as errata which may cause the products to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 8021-9808

or call 1-800-548-4725 or visit Intel's website at http://www.intel.com

Copyright © Intel Corporation 1996, 1997, 1998.

\* Third-party brands and names are the property of their respective owners.

# CONTENTS

## PAGE

1.0 APPLICATIONS	5
2.0 PRINCIPLES OF OPERATION	9
2.1 Integrated Stop Timer	9
2.2 Write Protection	10
2.2.1 Bus Operations	10
2.2.1.1 Read	10
2.2.1.2 Output Disable	10
2.2.1.3 Standby	11
2.2.1.4 Intelligent Identifier Operation	
2.2.1.5 Write	
2.2.2 Command Definitions	11
2.2.2.1 Read Command	
2.2.2.2 Intelligent Identifier Command	12
2.2.2.3 Set-Up Erase/Erase Commands	13
2.2.2.4 Erase Verify Command	13
2.2.2.5 Set-Up Program/Program Commands	13
2.2.2.6 Program Verify Command	13
2.2.2.7 Reset Command	
2.2.3 Extended Erase/Program Cycling	14
2.2.4 Quick-Pulse Programming Algorithm	14
2.2.5 Quick-Erase Algorithm	14
3.0 DESIGN CONSIDERATIONS	17
3.1 Two-Line Output Control	17
3.2 Power Supply Decoupling	
3.3 VPP Trace on Printed Circuit Boards	
3.4 Power-Up/Down Protection	17
3.5 5 Volt Bulk Erase Power Dissipation	17
4.0 ELECTRICAL SPECIFICATIONS	19
4.1 Absolute Maximum Ratings	19
4.2 Operating Conditions	
4.3 Capacitance	
4.4 DC Characteristics—28F010—TTL/NMOS Compatible—Commercial Products	

PAGE
4.5 DC Characteristics—28F020—TTL/NMOS Compatible—Commercial Products
4.6 DC Characteristics—28F010—CMOS Compatible—Commercial Products24
4.7 DC Characteristics—28F020—CMOS Compatible—Commercial Products25
4.8 DC Characteristics—28F010—TTL/NMO Compatible—Extended Temperature Products
4.9 DC Characteristics—28F020—TTL/NMO Compatible—Extended Temperature Products
4.10 DC Characteristics—28F010—CMOS Compatible—Extended Temperature Products
4.11 DC Characteristics—28F020—CMOS Compatible—Extended Temperature Products
4.12 AC Characteristics—28F010—Read-Only Operation—Commercial and Extended Temperature Products
4.13 AC Characteristics—28F020—Read Only Operations—Commercial and Extended Temperature Products
4.14 AC Characteristics—28F010— Write/Erase/Program Only Operation— Commercial and Extended Temperature Products
4.15 AC Characteristics—28F020— Write/Erase/Program Only Operation— Commercial and Extended Temperature Products
4.16 AC Characteristics—28F010—Alternative CE#-Controlled Write—Commercial and Extended Temperature
4.17 AC Characteristics—28F020—Alternate CE# Controlled Writes—Commercial and Extended Temperature Products
4.18 Erase and Programming Performance 46
5.0 ORDERING INFORMATION47
6.0 ADDITIONAL INFORMATION



## **REVISION HISTORY**

Number	Description
-001	This document combines datasheets for the 28F010 (order 290207) and 28F020 (order 290245), bulk erase devices.

### 1.0 APPLICATIONS

The Intel 28F010 and 28F020 flash memories provide nonvolatility along with the capability to perform over 100,000 electrical chip-erasure/ reprogram cycles. These features make the 28F010 and 28F020 an innovative alternative to disk, EEPROM, and battery-backed static RAM. Where periodic updates of code and data tables are required, the 28F010 and 28F020 reprogrammability and nonvolatility make them the obvious and ideal replacements for EPROM.

Primary applications and operating systems stored in flash eliminate the slow disk-to-DRAM download process. This results in dramatic enhancement of performance and substantial reduction of power consumption—a consideration particularly important in portable equipment. Flash memory increases flexibility with electrical chip erasure and in-system update capability of operating systems and application code. With updatable code, system manufacturers can easily accommodate last-minute changes as revisions are made.

In diskless workstations and terminals, network traffic reduces to a minimum and systems are instant-on. Reliability exceeds that of electro-mechanical media. Often in these environments, power interruptions force extended re-boot periods for all networked terminals. This mishap is no longer an issue if boot code, operating systems, communication protocols and primary applications are flash resident in each terminal.

For embedded systems that rely on dynamic RAM/disk for main system memory or nonvolatile backup storage, the 28F010 and 28F020 flash memories offer a solid state alternative in a minimal form factor. The 28F010 and 28F020 provide higher performance, lower power consumption, instant-on capability, and allows an "eXecute in place" (XIP) memory hierarchy for code and data table reading. Additionally, the flash memory is more rugged and reliable in harsh environments where extreme temperatures and shock can cause disk-based systems to fail.

The need for code updates pervades all phases of a system's life—from prototyping to system manufacture to after sale service. The electrical chip-erasure and reprogramming ability of the 28F010 and 28F020 allow in-circuit alterability; this eliminates unnecessary handling and less reliable socketed connections, while adding greater test, manufacture, and update flexibility.

Material and labor costs associated with code changes increases at higher levels of system integration—the most costly being code updates after sale. Code "bugs," or the desire to augment system functionality, prompt after sale code updates. Field revisions to EPROM-based code requires the removal of EPROM components or entire boards. With the 28F010 and 28F020, code updates are implemented locally via an edge connector, or remotely over a communication link.

For systems currently using a high-density static RAM/battery configuration for data accumulation, flash memory's inherent nonvolatility eliminates the need for battery backup. The concern for battery failure no longer exists, an important consideration for portable equipment and medical instruments, both requiring continuous performance. In addition, flash memory offers a considerable cost advantage over static RAM.

Flash memory's electrical chip erasure, byte programmability and complete nonvolatility fit well with data accumulation and recording needs. Electrical chip-erasure gives the designer a "blank slate" in which to log or record data. Data can be periodically off-loaded for analysis and the flash memory erased producing a new "blank slate."

A high degree of on-chip feature integration simplifies memory-to-processor interfacing. Figure 3 depicts two 28F020s tied to the 80C186 system bus. The 228F010 and 28F020 architecture minimize interface circuitry needed for complete incircuit updates of memory contents.

The outstanding feature of the TSOP (Thin Small Outline Package) is the 1.2 mm thickness. TSOP is particularly suited for portable equipment and applications requiring large amounts of flash memory.

With cost-effective in-system reprogramming, extended cycling capability, and true nonvolatility, the 28F010 and 28F020 offer advantages to the alternatives: EPROMs, EEPROMs, battery backed static RAM, or disk. EPROM-compatible read specifications, straightforward interfacing, and incircuit alterability offers designers unlimited flexibility to meet the high standards of today's designs.

# int<sub>el</sub>.




Figure 1. 28F020 Block Diagram

### Table 1. Pin Description

Symbol	Туре	Name and Function
A <sub>0</sub> -A <sub>16</sub>	INPUT	<b>ADDRESS INPUTS</b> for memory addresses. Addresses are internally latched during a write cycle. 28F010: A[0–16], 28F020: A[0–17]
DQ <sub>0</sub> –DQ <sub>7</sub>	INPUT/OUTPUT	<b>DATA INPUT/OUTPUT:</b> Inputs data during memory write cycles; outputs data during memory read cycles. The data pins are active high and float to tri-state <b>off</b> when the chip is deselected or the outputs are disabled. Data is internally latched during a write cycle
CE#	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders and sense amplifiers. CE# is active low; CE# high deselects the memory device and reduces power consumption to standby levels.
OE#	INPUT	<b>OUTPUT ENABLE:</b> Gates the devices output through the data buffers during a read cycle. OE# is active low.
WE#	INPUT	<b>WRITE ENABLE:</b> Controls writes to the control register and the array. Write enable is active low. Addresses are latched on the falling edge and data is latched on the rising edge of the WE# pulse.
		Note: With $V_{PP} \le 6.5$ V, memory contents cannot be altered.
V <sub>PP</sub>		<b>ERASE/PROGRAM POWER SUPPLY</b> for writing the command register, erasing the entire array, or programming bytes in the array.
V <sub>CC</sub>		DEVICE POWER SUPPLY (5 V ±10%)
V <sub>SS</sub>		GROUND
NC		NO INTERNAL CONNECTION to device. Pin may be driven or left floating.

intel




Figure 2. 28F010/28F020 Pin Configurations




Figure 3. 28F020 in a 80C186 System

### 2.0 PRINCIPLES OF OPERATION

Flash memory augments EPROM functionality with in-circuit electrical erasure and reprogramming. The 5 Volt Bulk Erase introduces a command register to manage this new functionality. The command register allows for: 100% TTL-level control inputs; fixed power supplies during erasure and programming; and maximum EPROM compatibility.

In the absence of high voltage on the  $V_{PP}$  pin, the 5 Volt Bulk Erase is a read-only memory. Manipulation of the external memory control pins yields the standard EPROM read, standby, output disable, and intelligent identifier operations.

The same EPROM read, standby, and output disable operations are available when high voltage is applied to the  $V_{PP}$  pin. In addition, high voltage on  $V_{PP}$  enables erasure and programming of the device. All functions associated with altering memory contents—intelligent identifier, erase, erase verify, program, and program verify—are accessed via the command register.

Commands are written to the register using standard microprocessor write timings. Register contents serve as input to an internal state machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for programming or erase operations. With the appropriate command written to the register, standard microprocessor read timings output array data, access the intelligent identifier codes, or output data for erase and program verification.

### 2.1 Integrated Stop Timer

Successive command write cycles define the durations of program and erase operations; specifically, the program or erase time durations are normally terminated by associated Program or Erase Verify commands. An integrated stop timer provides simplified timing control over these operations; thus eliminating the need for maximum program/erase timing specifications. Programming and erase pulse durations are minimums only. When the stop timer terminates a program or erase operation, the device enters an inactive state and remains inactive until receiving the appropriate Verify or Reset command.

Mode		<b>V<sub>PP</sub></b> (1)	A <sub>0</sub>	A <sub>9</sub>	CE#	OE#	WE#	DQ <sub>0</sub> –DQ <sub>7</sub>
	Read	V <sub>PPL</sub>	A <sub>0</sub>	A <sub>9</sub>	VIL	VIL	VIH	Data Out
	Output Disable	V <sub>PPL</sub>	Х	Х	VIL	VIH	VIH	Tri-State
READ-ONLY	Standby	V <sub>PPL</sub>	Х	Х	VIH	Х	Х	Tri-State
	Intelligent Identifier (Mfr) <sup>(2)</sup>	V <sub>PPL</sub>	VIL	V <sub>ID</sub> (3)	VIL	VIL	VIH	Data = 89H
	Intelligent Identifier (Device) <sup>(2)</sup>	V <sub>PPL</sub>	VIH	V <sub>ID</sub> (3)	VIL	VIL	VIH	Data = B4H
	Read	V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	VIL	VIL	VIH	Data Out <sup>(4)</sup>
READ/WRITE	Output Disable	V <sub>PPH</sub>	Х	Х	VIL	VIH	VIH	Tri-State
	Standby <sup>(5)</sup>	V <sub>PPH</sub>	Х	Х	VIH	Х	Х	Tri-State
	Write	V <sub>PPH</sub>	A <sub>0</sub>	A <sub>9</sub>	VIL	VIH	VIL	Data In <sup>(6)</sup>

### Table 2. 28F010/28F020 Bus Operations

NOTES:

1. Refer to *DC Characteristics*. When  $V_{PP} = V_{PPL}$  memory contents can be read but not written or erased.

2. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 3. All other addresses low.

3. V<sub>ID</sub> is the intelligent identifier high voltage. Refer to DC Characteristics.

4. Read operations with  $V_{PP} = V_{PPH}$  may access array data or the intelligent identifier codes.

5. With V<sub>PP</sub> at high voltage, the standby current equals  $I_{CC}$  +  $I_{PP}$  (standby).

6. Refer to Table 3 for valid data-in during a write operation.

7. X can be VIL or VIH.

### 2.2 Write Protection

The command register is only active when V<sub>PP</sub> is at high voltage. Depending upon the application, the system designer may choose to make the V<sub>PP</sub> power supply switchable—available only when memory updates are desired. When V<sub>PP</sub> = V<sub>PPL</sub>, the contents of the register default to the Read command, making the 28F010 and 28F020 read-only memories. In this mode, the memory contents cannot be altered.

Or, the system designer may choose to "hardwire" V<sub>PP</sub>, making the high voltage supply constantly available. In this case, all command register functions are inhibited whenever V<sub>CC</sub> is below the write lockout voltage V<sub>LKO</sub>. (See Section 3.4, *Power-Up/Down Protection.*) The 28F010 and 28F020 are designed to accommodate either design practice, and to encourage optimization of the processor memory interface.

The two-step program/erase write sequence to the command register provides additional software write protections.

### 2.2.1 BUS OPERATIONS

#### 2.2.1.1 Read

The 28F010 and 28F020 have two control functions, both of which must be logically active, to obtain data at the outputs. Chip Enable (CE#) is the power control and should be used for device selection. Output Enable (OE#) is the output control and should be used to gate data from the output pins, independent of device selection. Refer to the AC read timing waveforms.

When  $V_{PP}$  is high ( $V_{PPH}$ ), the read operation can be used to access array data, to output the intelligent identifier codes, and to access data for program/erase verification. When  $V_{PP}$  is low ( $V_{PPL}$ ), the read operation can **only** access the array data.

#### 2.2.1.2 Output Disable

With OE# at a logic-high level ( $V_{IH}$ ), output from the device is disabled. Output pins are placed in a high-impedance state.

#### 28F010/28F020

#### 2.2.1.3 Standby

With CE# at a logic-high level, the standby operation disables most of the 28F010 and 28F020's circuitry and substantially reduces device power consumption. The outputs are placed in a high-impedance state, independent of the OE# signal. If the 28F010 and 28F020 are deselected during erasure, programming, or program/erase verification, the device draws active current until the operation is terminated.

#### 2.2.1.4 Intelligent Identifier Operation

The intelligent identifier operation outputs the manufacturer code (89H) and device code (B4H for 28F010, BDH for 28F020). Programming equipment automatically matches the device with its proper erase and programming algorithms.

With CE# and OE# at a logic low level, raising A<sub>9</sub> to high voltage V<sub>ID</sub> (see *DC Characteristics*) activates the operation. Data read from locations 0000H and 0001H represent the manufacturer's code and the device code, respectively.

The manufacturer and device codes can also be read via the command register, for instances where the 28F010 and 28F020 are erased and reprogrammed in the target system. Following a write of 90H to the command register, a read from address location 0000H outputs the manufacturer code (89H). A read from address 0001H outputs the device code (B4H for 28F010, BDH for 28F020).

#### 2.2.1.5 Write

Device erasure and programming are accomplished via the command register, when high voltage is applied to the  $V_{PP}$  pin. The contents of the register serve as input to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy an addressable memory location. The register is a latch used to store the command, along with address and data information needed to execute the command.

The command register is written by bringing WE# to a logic-low level ( $V_{IL}$ ), while CE# is low. Addresses are latched on the falling edge of WE#, while data is latched on the rising edge of the WE# pulse. Standard microprocessor write timings are used.

Refer to AC Characteristics—Write/Erase/Program Only Operations and the erase/programming waveforms for specific timing parameters.

#### 2.2.2 COMMAND DEFINITIONS

When low voltage is applied to the  $V_{PP}$  pin, the contents of the command register default to 00H, enabling read-only operations.

Placing high voltage on the  $V_{PP}$  pin enables read/write operations. Device operations are selected by writing specific data patterns into the command register. Table 3 defines these 28F010/28F020 register commands.

#### **Table 3. Command Definitions**

		First Bus Cycle			Second Bus Cycle			
Command	Bus Cycles Req'd	Operation <sup>(1)</sup>	Address <sup>(2)</sup>	Data <sup>(3)</sup>	Operation <sup>(1)</sup>	Address <sup>(2)</sup>	Data <sup>(3)</sup>	
Read Memory	1	Write	Х	00H				
Read Intelligent Identifier Codes <sup>(4)</sup>	3	Write	IA	90H	Read	IA	ID	
Set-Up Erase/Erase <sup>(5)</sup>	2	Write	Х	20H	Write	Х	20H	
Erase Verify <sup>(5)</sup>	2	Write	EA	A0H	Read	Х	EVD	
Set-Up Program/ Program <sup>(6)</sup>	2	Write	Х	40H	Write	PA	PD	
Program Verify <sup>(6)</sup>	2	Write	Х	COH	Read	Х	PVD	
Reset <sup>(7)</sup>	2	Write	Х	FFH	Write	Х	FFH	

### NOTES:

4.

1. Bus operations are defined in Table 2.

2. IA = Identifier address: 00H for manufacturer code, 01H for device code.

EA = Erase Address: Address of memory location to be read during erase verify. PA = Program Address: Address of memory location to be programmed.

Addresses are latched on the falling edge of the WE# pulse.

ID = Identifier Data: Data read from location IA during device identification (Mfr = 89H, Device = (B4H for 28F010, BDH for 28F020).

EVD = Erase Verify Data: Data read from location EA during erase verify.

PD = Program Data: Data to be programmed at location PA. Data is latched on the rising edge of WE#.

PVD = Program Verify Data: Data read from location PA during program verify. PA is latched on the Program command. Following the Read Intelligent ID command, two read operations access manufacturer and device codes.

5. Figure 5 illustrates the *28F010/28F020 Quick-Erase Algorithm* flowchart.

6. Figure 4 illustrates the 28F010/28F020 Quick-Pulse Programming Algorithmflowchart.

7. The second bus cycle must be followed by the desired command register write.

#### 2.2.2.1 Read Command

While V<sub>PP</sub> is high, for erasure and programming, memory contents can be accessed via the Read command. The read operation is initiated by writing 00H into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents are altered.

The default contents of the register upon  $V_{PP}$  power-up is 00H. This default value ensures that no spurious alteration of memory contents occurs during the  $V_{PP}$  power transition. Where the  $V_{PP}$  supply is hardwired to the 28F010 or the 28F020, the device powers-up and remains enabled for reads until the command register contents are changed.

Refer to the *AC Characteristics—Read-Only Operations* and waveforms for specific timing parameters.

#### 2.2.2.2 Intelligent Identifier Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer and device codes must be accessible while the device resides in the target system. PROM programmers typically access signature codes by raising  $A_9$  to a high voltage. However, multiplexing high voltage onto address lines is not a desired system design practice.

The 28F010 and 28F020 contain an intelligent identifier operation to supplement traditional PROMprogramming methodology. The operation is initiated by writing 90H into the command register. Following the command Write, a read cycle from address 0000H retrieves the manufacturer code of 89H. A read cycle from address 0001H returns the device code of (B4H for 28F010, BDH for 28F020). To terminate the operation, it is necessary to write another valid command into the register.

### 2.2.2.3 Set-Up Erase/Erase Commands

Set-Up Erase is a command-only operation that stages the device for electrical erasure of all bytes in the array. The set-up erase operation is performed by writing 20H to the command register.

To commence chip-erasure, the Erase command (20H) must again be written to the register. The erase operation begins with the rising edge of the WE# pulse and terminates with the rising edge of the next WE# pulse (i.e., Erase Verify command).

This two-step sequence of set-up followed by execution ensures that memory contents are not accidentally erased. Also, chip-erasure can only occur when high voltage is applied to the pin. In the absence of this high voltage, memory contents are protected against erasure. Refer to AC Characteristics—Write/Erase/Program Only Operations and waveforms for specific timing parameters.

#### 2.2.2.4 Erase Verify Command

The Erase command erases all bytes of the array in parallel. After each erase operation, all bytes must be verified. The erase verify operation is initiated by writing AOH into the command register. The address for the byte to be verified must be supplied as it is latched on the falling edge of the WE# pulse. The register write terminates the erase operation with the rising edge of its WE# pulse.

The 5 Volt Bulk Erase applies an internallygenerated margin voltage to the addressed byte. Reading FFH from the addressed byte indicates that all bits in the byte are erased.

The Erase Verify command must be written to the command register prior to each byte verification to latch its address. The process continues for each byte in the array until a byte does not return FFH data, or the last address is accessed.

In the case where the data read is not FFH, another erase operation is performed. (Refer Section 2.2.2.3, Set-Up Erase/Erase Commands.) Verification then resumes from the address of the last-verified byte. Once all bytes in the array have been verified, the erase step is complete. The device can be programmed. At this point, the verify operation is terminated by writing a valid command (e.g., Program Set-Up) to the command register. Figure 5, the 28F010/28F020 Quick-Erase Algorithm flowchart, illustrates how commands and bus operations are combined to perform electrical erasure of the 28F010 and 28F020. Refer to AC Characteristics-Write/Erase/Program Only Operations and waveforms for specific timing parameters.

#### 2.2.2.5 Set-Up Program/Program Commands

Set-up program is a command-only operation that stages the device for byte programming. Writing 40H into the command register performs the set-up operation.

Once the program set-up operation is performed, the next WE# pulse causes a transition to an active programming operation. Addresses are internally latched on the falling edge of the WE# pulse. Data is internally latched on the rising edge of the WE# pulse. The rising edge of WE# also begins the programming operation. The programming operation terminates with the next rising edge of WE#, used to write the Program Verify command. Refer to AC Characteristics—Write/Erase/Program Only Operations and Waveforms for specific timing parameters.

#### 2.2.2.6 Program Verify Command

The 5 Volt Bulk Erase is programmed on a byte-bybyte basis. Byte programming may occur sequentially or at random. Following each programming operation, the byte just programmed must be verified.

The program verify operation is initiated by writing COH into the command register. The register write terminates the programming operation with the rising edge of its WE# pulse. The program verify operation stages the device for verification of the byte last programmed. No new address information is latched.

The 5 Volt Bulk Erase applies an internallygenerated margin voltage to the byte. A microprocessor read cycle outputs the data. A successful comparison between the programmed byte and true data means that the byte is successfully programmed. Programming then proceeds to the next desired byte location. the 28F010/28F020 Figure 5, Quick-Pulse Programming Algorithm flowchart, illustrates how commands are combined with bus operations to perform byte programming. Refer to AC Characteristics—Write/Erase/Program Only Operations and waveforms for specific timing parameters.

#### 2.2.2.7 Reset Command

A Reset command is provided as a means to safely abort the Erase or Program command sequences. Following either Set-Up command (Erase or Program) with two consecutive writes of FFH will safely abort the operation. Memory contents will not be altered. A valid command must then be written to place the device in the desired state.

#### 2.2.3 EXTENDED ERASE/PROGRAM CYCLING

EEPROM cycling failures have always concerned users. The high electrical field required by thin oxide EEPROMs for tunneling can literally tear apart the oxide at defect regions. To combat this, some suppliers have implemented redundancy schemes, reducing cycling failures to insignificant levels. However, redundancy requires that cell size be doubled—an expensive solution.

Intel has designed extended cycling capability into its ETOX flash memory technology. Resulting improvements in cycling reliability come without increasing memory cell size or complexity. First, an advanced tunnel oxide increases the charge carrying ability ten-fold. Second, the oxide area per cell subjected to the tunneling electric field is onetenth that of common EEPROMs, minimizing the probability of oxide defects in the region. Finally, the peak electric field during erasure is approximately 2 MV/cm lower than EEPROM. The lower electric field greatly reduces oxide stress and the probability of failure.

The 5 Volt Bulk Erase is capable or 100,000 program/erase cycles. The device is programmed and erased using Intel's quick-pulse programming

and quick- erase algorithms. Intel's algorithmic approach uses a series of operations (pulses), along with byte verification, to completely and reliably erase and program the device.

#### 2.2.4 QUICK-PULSE PROGRAMMING ALGORITHM

The quick-pulse programming algorithm uses programming operations of 10  $\mu$ s duration. Each operation is followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm allows for up to 25 programming operations per byte, although most bytes verify on the first or second operation. The entire sequence of programming and byte verification is performed with V<sub>PP</sub> at high voltage. Figure 4 illustrates the *28F010/28F020 Quick-Pulse Programming Algorithm* flowchart.


#### 2.2.5 QUICK-ERASE ALGORITHM

Intel's quick-erase algorithm yields fast and reliable electrical erasure of memory contents. The algorithm employs a closed-loop flow, similar to the quick-pulse programming algorithm, to simultaneously remove charge from all bits in the array.

Erasure begins with a read of memory contents. The 5 Volt Bulk Erase is erased when shipped from the factory. Reading FFH data from the device would immediately be followed by device programming.

For devices being erased and reprogrammed, uniform and reliable erasure is ensured by first programming all bits in the device to their charged state (Data = 00H). This is accomplished, using the quick-pulse programming algorithm, in approximately two seconds.

Erase execution then continues with an initial erase operation. Erase verification (data = FFH) begins at address 0000H and continues through the array to the last address, or until data other than FFH is encountered. With each erase operation, an increasing number of bytes verify to the erased state. Erase efficiency may be improved by storing the address of the last byte verified in a register. Following the next erase operation, verification starts at that stored address location. Erasure typically occurs in one second. Figure 5 illustrates the *28F010/28F020 Quick-Erase Algorithm* flowchart.



1. See DC Characteristics for the value of  $V_{PPH}$  and  $V_{PPL}$ .

2. Program Verify is only performed after byte programming. A final read/compare may be performed (optional) after the register is written with the Read command.

3. Refer to Principles of Operation.

4. CAUTION: The algorithm must be followed to ensure proper and reliable operation of the device.


Figure 4. 28F010/28F020 Quick-Pulse Programming Algorithm

			r1
(Start Erasure <sup>(4)</sup> )	Bus Operation	Command	Comments
Y Data = 00H?			Entire Memory Must = 00H Before Erasure
N Program All Bytes to 00H			Use Quick-Pulse Programming Algorithm (Figure 4)
Apply V <sub>PPH</sub> <sup>(1)</sup>	Standby		Wait for $V_{_{\rm PP}}$ Ramp to $V_{_{\rm PPH}}^{(1)}$
ADDR = 00H PLSCNT = 0			Initialize Addresses and Pulse-Count
Write Erase Set-Up Cmd	Write	Set-Up Erase	Data = 20H
Write Erase Cmd	Write	Erase	Data = 20H
Time Out 10 ms	Stand-by		Duration of Erase Operation $(t_{\text{WHWH2}})$
Write Erase Verify Cmd	Write	Erase <sup>(2)</sup> Verify	Addr = Byte to Verify; Data = A0H; Stops Erase Operation <sup>(3)</sup>
¥ Time Out 6 μs	Standby		t <sub>WHGL</sub>
Read Data from Device	Read		Read Byte to Verify Erasure
Data = FFH? N PLSCNT = 1000? Y Y	Standby		Compare Output to FFH Increment Pulse-Count
Increment Addr Last Address?	Write	Read	Data = 00H, Resets the Register for Read Operations
Write Read Cmd	Standby		Wait for $V_{pp}$ Ramp to $V_{ppL}{}^{(1)}$
Erasure Completed Erase Error			0207_05

#### NOTES:

- 1. See DC Characteristics for the value of  $V_{PPH}$  and  $V_{PPL}$ .
- 2. Erase Verify is performed only after chip-erasure. A final read/compare may be performed (optional) after the register is written with the Read command.
- 3. Refer to Principles of Operation.

**CAUTION:** The algorithm **must be followed** to ensure proper and reliable operation of the device.



#### 16

4.

### 3.0 DESIGN CONSIDERATIONS

### 3.1 Two-Line Output Control

Flash memories are often used in larger memory arrays. Intel provides two read control inputs to accommodate multiple memory connections. Twoline control provides for:

- a. the lowest possible memory power dissipation and,
- b. complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address decoder output should drive chip-enable, while the system's read signal controls all flash memories and other parallel memories. This assures that only enabled memory devices have active outputs, while deselected devices maintain the low power standby condition.

#### 3.2 Power Supply Decoupling

Flash memory power-switching characteristics require careful device decoupling. System designers are interested in three supply current ( $I_{CC}$ ) issues—standby, active, and transient current peaks produced by falling and rising edges of chipenable. The capacitive and inductive loads on the device outputs determine the magnitudes of these peaks.

Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1  $\mu$ F ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub>, and between V<sub>PP</sub> and V<sub>SS</sub>.

Place the high-frequency, low-inherent inductance capacitors as close as possible to the devices. Also, for every eight devices, a 4.7  $\mu$ F electrolytic capacitor should be placed at the array's power supply connection, between V<sub>CC</sub> and V<sub>SS</sub>. The bulk capacitor will overcome voltage slumps caused by printed circuit board trace inductance, and will supply charge to the smaller capacitors as needed.

#### 3.3 V<sub>PP</sub> Trace on Printed Circuit Boards

Programming flash memories, while they reside in the target system, requires that the printed circuit board designer pay attention to the  $V_{PP}$  power supply trace. The  $V_{PP}$  pin supplies the memory cell current for programming. Use similar trace widths and layout considerations given the  $V_{CC}$  power bus. Adequate  $V_{PP}$  supply traces and decoupling will decrease  $V_{PP}$  voltage spikes and overshoots.

#### 3.4 Power-Up/Down Protection

The 5 Volt Bulk Erase is designed to offer protection against accidental erasure or programming during power transitions. Upon powerup, the 5 Volt Bulk Erase is indifferent as to which power supply,  $V_{PP}$  or  $V_{CC}$ , powers up first. Power supply sequencing is not required. Internal circuitry in the 5 Volt Bulk Erase ensures that the command register is reset to the read mode on power-up.

A system designer must guard against active writes for V<sub>CC</sub> voltages above V<sub>LKO</sub> when V<sub>PP</sub> is active. Since both WE# and CE# must be low for a command write, driving either to V<sub>IH</sub> will inhibit writes. The control register architecture provides an added level of protection since alteration of memory contents only occurs after successful completion of the two-step command sequences.

#### 3.5 5 Volt Bulk Erase Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash nonvolatility increases the usable battery life of your system because the 5 Volt Bulk Erase does not consume any power to retain code or data when the system is off. Table 4 illustrates the power dissipated when updating the 5 Volt Bulk Erase.

### Table 4. 5 Volt Bulk Erase Typical Update Power Dissipation(4)

Operation	Notes	Power Dissipatio	n (Watt-Seconds)
		28F010	28F020
Array Program/Program Verify	1	0.171	0.34
Array Erase/Erase Verify	2	0.136	0.37
One Complete Cycle	3	0.478	1.05

NOTES:

1. Formula to calculate typical Program/Program Verify Power = [V<sub>PP</sub> × # Bytes × typical # Prog Pulses (t<sub>WHWH1</sub> × I<sub>PP2</sub> typical + t<sub>WHGL</sub> × I<sub>PP4</sub> typical)] + [V<sub>CC</sub> × # Bytes × typical # Prog Pulses (t<sub>WHWH1</sub> × I<sub>CC2</sub> typical + t<sub>WHGL</sub> × I<sub>CC4</sub> typical].

 Formula to calculate typical Erase/Erase Verify Power = [V<sub>PP</sub> (V<sub>PP3</sub> typical × t<sub>ERASE</sub> typical × t<sub>WHGL</sub> × # Bytes)] + [V<sub>CC</sub> (I<sub>CC3</sub> typical × t<sub>ERASE</sub> typical + I<sub>CC5</sub> typical × # Bytes)].

3. One Complete Cycle = Array Preprogram + Array Erase + Program.

4. "Typicals" are not guaranteed, but based on a limited number of samples from production lots.

### 4.0 ELECTRICAL SPECIFICATIONS

## 4.1 Absolute Maximum Ratings\*

Operating Temperature

During Read 0 °C to +70 °C <sup>(1)</sup>
During Erase/Program 0 °C to +70 °C <sup>(1)</sup>
Operating Temperature
During Read –40 °C to +85 °C <sup>(2)</sup>
During Erase/Program –40 °C to +85 °C <sup>(2)</sup>
Temperature Under Bias –10 °C to +80 °C <sup>(1)</sup>
Temperature Under Bias –50 °C to +95 °C <sup>(2)</sup>
Storage Temperature65 °C to +125 °C
Voltage on Any Pin with
Respect to Ground $-2.0$ V to $+7.0$ V <sup>(3)</sup>
Voltage on Pin A <sub>9</sub> with
Respect to Ground–2.0 V to +13.5 V <sup>(3, 4)</sup>
V <sub>PP</sub> Supply Voltage with
Respect to Ground
During Erase/Program–2.0 V to +14.0 $V^{(3, 4)}$
V <sub>CC</sub> Supply Voltage with
Respect to Ground $-2.0 \text{ V}$ to $+7.0 \text{ V}^{(3)}$
Output Short Circuit Current100 mA <sup>(5)</sup>

NOTICE: This is a production datasheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the Absolute Maximum Ratings may cause permanent damage. These are stress ratings only. Operation beyond the Operating Conditions is not recommended and extended exposure beyond the Operating Conditions may affect device reliability.

### NOTES:

- 1. Operating Temperature is for commercial product as defined by this specification.
- 2. Operating Temperature is for extended temperature products as defined by this specification.
- 3. Minimum DC input voltage is –0.5 V. During transitions, inputs may undershoot to –2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> + 0.5 V, which may overshoot to V<sub>CC</sub> + 2.0 V for periods less than 20 ns.
- 4. Maximum DC voltage on  $A_9$  or  $V_{PP}$  may overshoot to +14.0 V for periods less than 20 ns.
- 5. Output shorted for no more than one second. No more than one output shorted at a time.
- See AC Testing Input/Output Waveform (Figure 6) and AC Testing Load Circuit (Figure 7) for testing characteristics.

### 4.2 Operating Conditions

		Lin		
Symbol	Parameter	Min	Мах	Unit
TA	Operating Temperature <sup>(1)</sup>	0	70	°C
T <sub>A</sub>	Operating Temperature <sup>(2)</sup>	-40	+85	°C
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage (10%) <sup>(6)</sup>	4.50	5.50	V
V <sub>CC</sub>	V <sub>CC</sub> Supply Voltage (5%) <sup>(7)</sup>	4.75	5.25	V

### 4.3 Capacitance

T<sub>A</sub> = 25 °C, f = 1.0 MHz

			Limits			
Symbol	Parameter	Notes	Min	Max	Unit	Conditions
C <sub>IN</sub>	Address/Control Capacitance	1		8	pF	$V_{IN} = 0 V$
COUT	Output Capacitance	1		12	pF	V <sub>OUT</sub> = 0 V

NOTE:

1. Sampled, not 100% tested.



# 4.4 DC Characteristics—28F010—TTL/NMOS Compatible Commercial Products

				Limits			
Symbol	Parameter	Notes	Min	Typ(3)	Мах	Unit	Test Conditions
ILI	Input Leakage Current	1			±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>LO</sub>	Output Leakage Current	1			±10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		0.3	1.0	mA	$V_{CC} = V_{CC} Max$ CE# = V <sub>IH</sub>
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1		10	30	mA	$V_{CC} = V_{CC}$ Max, CE# = V <sub>IL</sub> f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	10	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	15	mA	Erasure in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Program Verify Current	1, 2		5.0	15	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		5.0	15	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
I <sub>PPS</sub>	VPP Leakage Current	1			±10	μA	$V_{PP} \leq V_{CC}$
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or Standby Current	1		90	200	μA	VPP > VCC
					±10.0		$V_{\text{PP}} \leq V_{\text{CC}}$
I <sub>PP2</sub>	VPP Programming Current	1, 2		8.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
Іррз	VPP Erase Current	1, 2		6.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress
IPP4	V <sub>PP</sub> Program Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
V <sub>IL</sub>	Input Low Voltage		-0.5		0.8	V	
VIH	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	$V_{CC} = V_{CC}$ Min $I_{OL} = 5.8$ mA
V <sub>OH1</sub>	Output High Voltage		2.4			V	$V_{CC} = V_{CC}$ Min $I_{OH} = -2.5$ mA
V <sub>ID</sub>	A9 Intelligent Identifier Voltage		11.50		13.00	V	

### 4.4 DC Characteristics—28F010—TTL/NMOS Compatible Commercial Products (Continued)

				Limits			
Symbol	Parameter	Notes	Min	Typ <sup>(3)</sup>	Max	Unit	Test Conditions
l <sub>ID</sub>	A9 Intelligent Identifier Current	1, 2		90	200	μA	$A_9 = V_{ID}$
Vppl	V <sub>PP</sub> during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Program are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations		11.40		12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

NOTES:

Sampled, not 100% tested.

3. "Typicals" are not guaranteed, but based on a limited number of samples from production lots.

<sup>1.</sup> All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 5.0 \text{ V}$ ,  $V_{PP} = 12.0 \text{ V}$ , T = 25 °C. These currents are valid for all product versions (packages and speeds).

<sup>2.</sup> Not 100% tested: characterization data available.



# 4.5 DC Characteristics—28F020—TTL/NMOS Compatible Commercial Products

				Limits			
Symbol	Parameter	Notes	Min	Typ <sup>(3)</sup>	Max	Unit	Test Conditions
ILI	Input Leakage Current	1			±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
ILO	Output Leakage Current	1			±10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		0.3	1.0	mA	$V_{CC} = V_{CC} Max$ CE# = V <sub>IH</sub>
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1		10	30	mA	$V_{CC} = V_{CC} Max CE# = V_{IL}$ f = 6 MHz $I_{OUT} = 0 mA$
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	10	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	15	mA	Erasure in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Program Verify Current	1, 2		5.0	15	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		5.0	15	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			±10	μΑ	$V_{PP} \leq V_{CC}$
I <sub>PP1</sub>	VPP Read Current, ID Current	1		90	200	μA	VPP > VCC
	or Standby Current				±10		$V_{PP} \leq V_{CC}$
I <sub>PP2</sub>	VPP Programming Current	1, 2		8	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
Іррз	VPP Erase Current	1, 2		10	30	mA	Vpp = Vpph
I <sub>PP4</sub>	V <sub>PP</sub> Program Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase- Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress

### 4.5 DC Characteristics—29F020—TTL/NMOS Compatible Commercial Products (Continued)

				Limits			
Symbol	Parameter	Notes	Min	Typ <sup>(3)</sup>	Max	Unit	Test Conditions
VIL	Input Low Voltage		-0.5		0.8	V	
VIH	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	$V_{CC} = V_{CC}$ Min I <sub>OL</sub> = 5.8 mA
V <sub>OH1</sub>	Output High Voltage		2.4			V	$V_{CC} = V_{CC} Min I_{OH} = -2.5 mA$
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.50		13.00	V	
I <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Current	1, 2		90	200	μA	$A_9 = V_{ID}$
V <sub>PPL</sub>	V <sub>PP</sub> during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Program are Inhibited when $V_{PP} = V_{PPL}$
Vpph	V <sub>PP</sub> during Read/Write Operations		11.40		12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

NOTES:

All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0 V, V<sub>PP</sub> = 12.0 V, T = 25 °C. These currents are valid for all product versions (packages and speeds).

2. Not 100% tested: Characterization data available.

3. "Typicals" are not guaranteed, but based on a limited number of samples from production lots.



# 4.6 DC Characteristics—28F010—CMOS Compatible Commercial Products

				Limits			
Symbol	Parameter	Notes	Min	Typ(3)	Max	Unit	Test Conditions
lu	Input Leakage Current	1			±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
ILO	Output Leakage Current	1			±10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		50	100	μA	$V_{CC} = V_{CC} Max$ CE# = $V_{CC} \pm 0.2 V$
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1		10	30	mA	$V_{CC} = V_{CC} Max, CE# = V_{IL}$ f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	10	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	15	mA	Erasure in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Program Verify Current	1, 2		5.0	15	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		5.0	15	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			±10	μA	$V_{PP} \leq V_{CC}$
IPP1	V <sub>PP</sub> Read Current, ID Current or Standby Current	1		90	200	μA	Vpp > Vcc
					±10		$V_{PP} \leq V_{CC}$
I <sub>PP2</sub>	VPP Programming Current	1, 2		8.0	30	mA	V <sub>PP</sub> > = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub>	VPP Erase Current	1, 2		6.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Program Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
VIL	Input Low Voltage		-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	$V_{CC} = V_{CC}$ Min $I_{OL} = 5.8$ mA
V <sub>OH1</sub>	Output High Voltage		0.85 V <sub>CC</sub>			V	$V_{CC} = V_{CC}$ Min $I_{OH} = -2.5$ mA
V <sub>OH2</sub>			V <sub>CC</sub> - 0.4				$V_{CC} = V_{CC}$ Min $I_{OH} = -100 \ \mu A$

## 4.6 DC Characteristics—28F010—CMOS Compatible Commercial Products (Continued)

				Limits			
Symbol	Parameter	Notes	Min	Typ <sup>(3)</sup>	Max	Unit	Test Conditions
VID	A9 Intelligent Identifier Voltage		11.50		13.00	V	
I <sub>ID</sub>	A9 Intelligent Identifier Current	1, 2		90	200	μA	$A_9 = V_{ID}$
V <sub>PPL</sub>	V <sub>PP</sub> during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Programs are Inhibited when $V_{PP} = V_{PPL}$
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations		11.40		12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

NOTES:

Refer to Section 4.4.

### 4.7 DC Characteristics—28F020—CMOS Compatible Commercial Products

				Limits			
Symbol	Parameter	Notes	Min	Typ(3)	Max	Unit	Test Conditions
ILI	Input Leakage Current	1			±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
ILO	Output Leakage Current	1			±10	μA	$\label{eq:Vcc} \begin{array}{l} V_{CC} = V_{CC} \mbox{ Max } V_{OUT} = V_{CC} \\ \mbox{or } V_{SS} \end{array}$
Iccs	V <sub>CC</sub> Standby Current	1		50	100	μA	V <sub>CC</sub> = V <sub>CC</sub> Max CE# = V <sub>CC</sub> ±0.2 V
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1		10	30	mA	$\label{eq:Vcc} \begin{array}{l} V_{CC} = V_{CC} \mbox{ Max CE} \# = V_{IL} \\ f = 6 \mbox{ MHz}, \\ I_{OUT} = 0 \mbox{ mA} \end{array}$
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	10	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	15	mA	Erasure in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Program Verify Current	1, 2		5.0	15	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		5.0	15	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
I <sub>PPS</sub>	V <sub>PP</sub> Leakage Current	1			±10	μA	$V_{PP} \leq V_{CC}$



## 4.7 DC Characteristics—28F020—CMOS Compatible Commercial Products (Continued)

				Limits			
Symbol	Parameter	Notes	Min	Тур(3)	Мах	Unit	Test Conditions
I <sub>PP1</sub>	V <sub>PP</sub> Read Current, ID Current or Standby Current	1		90	200	μA	V <sub>PP</sub> > V <sub>CC</sub>
					±10		$V_{PP} \leq V_{CC}$
I <sub>PP2</sub>	V <sub>PP</sub> Programming Current	1, 2		8	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub>	VPP Erase Current	1, 2		10	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Program Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>PP5</sub>	VPP Erase Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
VIL	Input Low Voltage		-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	$V_{CC} = V_{CC}$ Min $I_{OL} = 5.8$ mA
V <sub>OH1</sub>	Output High Voltage		0.85 V <sub>CC</sub>			V	$V_{CC} = V_{CC}$ Min $I_{OH} = -2.5$ mA
V <sub>OH2</sub>			V <sub>CC</sub> - 0.4				$V_{CC} = V_{CC}$ Min $I_{OH} = -100 \ \mu A$
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.5 0		13.00	V	
I <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Current	1, 2		90	200	μA	$A_9 = V_{ID}$
$V_{PPL}$	V <sub>PP</sub> during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Programs are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
Vpph	V <sub>PP</sub> during Read/Write Operations		11.4 0		12.60	V	
Vlko	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

				Limits			
Symbol	Parameter	Notes	Min	Typ <sup>(3)</sup>	Max	Unit	Test Conditions
ILI	Input Leakage Current	1			±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
ILO	Output Leakage Current	1			±10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		0.3	1.0	mA	$V_{CC} = V_{CC} Max$ CE# = V <sub>IH</sub>
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1		10	30	mA	$V_{CC} = V_{CC} Max, CE# = V_{IL}$ f = 6 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	30	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	30	mA	Erasure in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Program Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
I <sub>PPS</sub>	VPP Leakage Current	1			±10	μA	$V_{PP} \leq V_{CC}$
I <sub>PP1</sub>	V <sub>PP</sub> Read Current or Standby Current	1		90	200	μA	Vpp > Vcc
					±10.0		$V_{PP} \leq V_{CC}$
I <sub>PP2</sub>	VPP Programming Current	1, 2		8.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub>	VPP Erase Current	1, 2		6.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress
I <sub>PP4</sub>	VPP Program Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>PP5</sub>	V <sub>PP</sub> Erase Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
V <sub>IL</sub>	Input Low Voltage		-0.5		0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	$V_{CC} = V_{CC} Min$ $I_{OL} = 5.8 mA$
V <sub>OH1</sub>	Output High Voltage		2.4			V	$V_{CC} = V_{CC} Min$ $I_{OH} = -2.5 mA$
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.50		13.00	V	

## 4.8 DC Characteristics—28F010—TTL/NMOS Compatible Extended Temperature Products



## 4.8 DC Characteristics—28F010—TTL/NMOS Compatible Extended Temperature Products (Continued)

				Limits			
Symbol	Parameter	Notes	Min	Typ <sup>(3)</sup>	Max	Unit	Test Conditions
I <sub>ID</sub>	A9 Intelligent Identifier Current	1, 2		90	500	μA	$A_9 = V_{ID}$
V <sub>PPL</sub>	VPP during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Program are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations		11.40		12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

NOTES:

Refer to Section 4.4.

 $I_{\text{CCS}}$ 

I<sub>CC1</sub>

I<sub>CC2</sub>

I<sub>CC3</sub>

I<sub>CC4</sub>

I<sub>CC5</sub>

IPPS

I<sub>PP1</sub>

IPP2

I<sub>PP3</sub>

IPP4

V<sub>CC</sub> Standby Current

V<sub>CC</sub> Active Read Current

V<sub>CC</sub> Programming Current

V<sub>CC</sub> Erase Verify Current

V<sub>CC</sub> Erase Current

V<sub>CC</sub> Program Verify

VPP Leakage Current

VPP Read Current, ID

VPP Programming Current

Current or Standby

**VPP Erase Current** 

V<sub>PP</sub> Program Verify

Current

Current

Current

 $V_{CC} = V_{CC} Max$ CE# = V<sub>IH</sub>

 $I_{OUT} = 0 \text{ mA}$ 

 $V_{CC} = V_{CC} Max CE# = V_{IL}$ f = 6 MHz

Programming in Progress

Erase Verify in Progress

 $V_{PP} = V_{PPH} Programming in$ 

VPP = VPPH Program Verify in

 $V_{PP} = V_{PPH} Program Verify in$ 

Erasure in Progress

Progress

 $V_{PP} = V_{PPH}$ 

 $V_{\text{PP}} \leq V_{\text{CC}}$ 

 $V_{PP} > V_{CC}$ 

 $V_{\text{PP}} \leq V_{\text{CC}}$ 

 $V_{PP} = V_{PPH}$ 

Progress

Progress

-	Extended Temperature					Jano	
				Limits			
Symbo	Parameter	Notes	Min	Typ <sup>(3)</sup>	Max	Unit	Test Conditions
ILI	Input Leakage Current	1			±1.0	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub>
ILO	Output Leakage Current	1			±10	μA	V <sub>CC</sub> = V <sub>CC</sub> Max V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub>

0.3

10

1.0

5.0

5.0

5.0

90

8

10

2.0

1.0

30

30

30

30

30

±10

200

±10

30

30

5.0

mΑ

mΑ

mΑ

mΑ

mΑ

mΑ

μA

μA

mΑ

mΑ

mΑ

1

1

1, 2

1, 2

1, 2

1, 2

1

1

1, 2

1, 2

1, 2

### 49 DC Characteristics—28F020—TTL/NMOS Compatible



## 4.9 DC Characteristics—TTL/NMOS Compatible Extended Temperature Products (Continued)

				Limits			
Symbol	Parameter	Notes	Min	Тур <sup>(3)</sup>	Max	Unit	Test Conditions
IPP5	VPP Erase Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
VIL	Input Low Voltage		-0.5		0.8	V	
VIH	Input High Voltage		2.0		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	$V_{CC} = V_{CC}$ Min $I_{OH} = -2.5$ mA
V <sub>OH1</sub>	Output High Voltage		2.4			V	$V_{CC} = V_{CC}$ Min $I_{OL} = 5.8$ mA
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.50		13.00	V	
I <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Current	1, 2		90	500	μA	$A_9 = V_{ID}$
V <sub>PPL</sub>	V <sub>PP</sub> during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Program are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations		11.40		12.60	V	
Vlko	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

# Int

#### 4.10 DC Characteristics—28F010—CMOS Compatible **Extended Temperature Products** Limits Min Typ<sup>(3)</sup> **Test Conditions** Symbol Parameter Notes Max Unit $I_{LI}$ Input Leakage Current 1 ±1.0 μA $V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} \text{ or } V_{SS}$ **I**LO Output Leakage Current 1 ±10 μA $V_{CC} = V_{CC} Max$ Vout = Vcc or Vss $V_{CC} = V_{CC} Max$ Iccs V<sub>CC</sub> Standby Current 1 50 100 μΑ $CE\# = V_{CC} \pm 0.2 V$ 1 I<sub>CC1</sub> V<sub>CC</sub> Active Read Current 10 30 mΑ V<sub>CC</sub> Programming Current 1, 2 1.0 10 mΑ I<sub>CC2</sub> I<sub>CC3</sub> V<sub>CC</sub> Erase Current 1, 2 5.0 30 mΑ 1, 2 I<sub>CC4</sub> V<sub>CC</sub> Program Verify 5.0 30 mΑ $V_{PP} = V_{PPH}$ Current

 $V_{CC} = V_{CC} Max, CE# = V_{IL}$  $f = 10 \text{ MHz}, I_{OUT} = 0 \text{ mA}$ Programming in Progress Erasure in Progress Program Verify in Progress V<sub>CC</sub> Erase Verify Current 1, 2 5.0 30 mΑ  $V_{PP} = V_{PPH}$ I<sub>CC5</sub> Erase Verify in Progress V<sub>PP</sub> Leakage Current 1 ±10  $V_{\text{PP}} \leq V_{\text{CC}}$ IPPS μA VPP Read Current, ID 1 90 200 μΑ  $V_{PP} > V_{CC}$ I<sub>PP1</sub> Current or Standby Current ±10  $V_{\text{PP}} \leq V_{\text{CC}}$ VPP Programming Current 1, 2 8.0 30 mΑ  $V_{PP} = V_{PPH}$ I<sub>PP2</sub> Programming in Progress I<sub>PP3</sub> VPP Erase Current 1, 2 6.0 30 mΑ  $V_{PP} = V_{PPH}$ Erasure in Progress VPP Program Verify 1, 2 2.0 5.0  $V_{PP} = V_{PPH}$ IPP4 mΑ Program Verify in Progress Current V<sub>PP</sub> = V<sub>PPH</sub> Erase Verify in Progress  $I_{PP5}$ V<sub>PP</sub> Erase Verify Current 1, 2 2.0 5.0 mΑ V VIL -0.5 0.8 Input Low Voltage V VIH 0.7 Input High Voltage V<sub>CC</sub> +  $V_{CC}$ 0.5 VOL Output Low Voltage 0.45 V  $V_{CC} = V_{CC} Min$  $I_{OL} = 5.8 \text{ mA}$ V<sub>OH1</sub> Output High Voltage 0.85 V  $V_{CC} = V_{CC}$  Min Vcc  $I_{OH} = -2.5 \text{ mA}$ V<sub>OH2</sub>  $V_{CC} = V_{CC}$  Min V<sub>CC</sub> - 0.4  $I_{OH} = -100 \ \mu A$ 



## 4.10 DC Characteristics—28F010—CMOS Compatible Extended Temperature Products (Continued)

				Limits			
Symbol	Parameter	Notes	Min	Typ(3)	Max	Unit	Test Conditions
VID	A9 Intelligent Identifier Voltage		11.50		13.00	V	
I <sub>ID</sub>	A9 Intelligent Identifier Current	1, 2		90	500	μA	A <sub>9</sub> = V <sub>ID</sub>
V <sub>PPL</sub>	V <sub>PP</sub> during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Programs are Inhibited when $V_{PP} = V_{PPL}$
V <sub>PPH</sub>	V <sub>PP</sub> during Read/Write Operations		11.40		12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

NOTE:

Refer to Section 4.4.

## 4.11 DC Characteristics—28F020—CMOS Compatible Extended Temperature Products

				Limits			
Symbol	Parameter	Notes	Min	Typ <sup>(3)</sup>	Max	Unit	Test Conditions
ILI	Input Leakage Current	1			±1.0	μA	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} \text{ or } V_{SS}$
I <sub>LO</sub>	Output Leakage Current	1			±10	μA	
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1		50	100	μA	V <sub>CC</sub> = V <sub>CC</sub> Max CE# = V <sub>CC</sub> ±0.2 V
I <sub>CC1</sub>	V <sub>CC</sub> Active Read Current	1		10	50	mA	
I <sub>CC2</sub>	V <sub>CC</sub> Programming Current	1, 2		1.0	10	mA	Programming in Progress
I <sub>CC3</sub>	V <sub>CC</sub> Erase Current	1, 2		5.0	30	mA	Erasure in Progress
I <sub>CC4</sub>	V <sub>CC</sub> Program- Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress

				Limits			
Symbol	Parameter	Notes	Min	Typ <sup>(3)</sup>	Max	Unit	Test Conditions
I <sub>CC5</sub>	V <sub>CC</sub> Erase Verify Current	1, 2		5.0	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
IPPS	VPP Leakage Current	1			±10	μA	$V_{PP} \leq V_{CC}$
I <sub>PP1</sub>	V <sub>PP</sub> Read Current, ID Current or Standby Current	1		90	200	μA	V <sub>PP</sub> > V <sub>CC</sub>
					±10		$V_{PP} \leq V_{CC}$
I <sub>PP2</sub>	V <sub>PP</sub> Programming Current	1, 2		8	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Programming in Progress
I <sub>PP3</sub>	V <sub>PP</sub> Erase Current	1, 2		10	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erasure in Progress
I <sub>PP4</sub>	V <sub>PP</sub> Program Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Program Verify in Progress
I <sub>PP5</sub>	VPP Erase Verify Current	1, 2		2.0	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> Erase Verify in Progress
VIL	Input Low Voltage		-0.5		0.8	V	
VIH	Input High Voltage		0.7 Vcc		V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage				0.45	V	$V_{CC} = V_{CC}$ Min $I_{OL} = 5.8$ mA
V <sub>OH1</sub>	Output High Voltage		0.85 V <sub>CC</sub>			V	$V_{CC} = V_{CC}$ Min $I_{OH} = -2.5$ mA
V <sub>OH2</sub>			V <sub>CC</sub> – 0.4				$V_{CC} = V_{CC} Min$ $I_{OH} = -100 \ \mu A$
VID	A <sub>9</sub> Intelligent Identifier Voltage		11.50		13.00	V	
I <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Current	1, 2		90	500	μA	$A_9 = V_{ID}$

## 4.11 DC Characteristics—28F020—CMOS Compatible Extended Temperature Products (Continued)



### 4.11 DC Characteristics—28F020—CMOS Compatible Extended Temperature Products (Continued)

			Limits				
Symbol	Parameter	Notes	Min	Typ <sup>(3)</sup>	Max	Unit	Test Conditions
VPPL	V <sub>PP</sub> during Read-Only Operations		0.00		6.5	V	<b>NOTE:</b> Erase/Programs are Inhibited when V <sub>PP</sub> = V <sub>PPL</sub>
Vpph	V <sub>PP</sub> during Read/Write Operations		11.40		12.60	V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage		2.5			V	

NOTE:

Refer to Section 4.4.




Figure 6. Testing Input/Output Waveform




Figure 7. AC Testing Load Circuit

	Versions		28F01	<b>0-90</b> (1)	28F01	0 <b>-120</b> (1)	28F01	0 <b>-150</b> (1)	
Symbol	Characteristic	Notes	Min	Max	Min	Max	Min	Max	Unit
t <sub>AVAV</sub> /t <sub>RC</sub>	Read Cycle Time		90		120		150		ns
t <sub>ELQV</sub> /t <sub>CE</sub>	CE# Access Time			90		120		150	ns
t <sub>AVQV</sub> /t <sub>ACC</sub>	Address Access Time			90		120		150	ns
t <sub>GLQV</sub> /t <sub>OE</sub>	OE# Access Time			35		50		55	ns
t <sub>ELQX</sub> /t <sub>LZ</sub>	CE# to Low Z	2, 3	0		0		0		ns
t <sub>EHQZ</sub>	Chip Disable to Output in High Z	2		45		55		55	ns
t <sub>GLQX</sub> /t <sub>OLZ</sub>	OE# to Output in Low Z	2, 3	0		0		0		ns
t <sub>GHQZ</sub> /t <sub>DF</sub>	Output Disable to Output in High Z	2		30		30		35	ns
t <sub>OH</sub>	Output Hold from Address, CE#, or OE# Change	2, 4	0		0		0		ns
twHGL	Write Recovery Time before Read		6		6		6		μs

## 4.12 AC Characteristics—28F010—Read-Only Operations Commercial and Extended Temperature Products

NOTES:

1. See AC Input/Output Waveform and AC Testing Load Circuit for testing characteristics.

2. Sampled, not 100% tested.

3. Guaranteed by design.

4. Whichever occurs first.

## 4.13 AC Characteristics—28F020—Read Only Operations Commercial and Extended Temperature Products

	Versions		28F02	0-90(4)	28F02	<b>D-120</b> (4)	28F02	<b>D-150</b> (4)	
Symbol	Characteristics	Notes	Min	Max	Min	Max	Min	Max	Unit
t <sub>AVAV</sub> /t <sub>RC</sub>	Read Cycle Time		90		120		150		ns
$t_{ELQV}/t_{CE}>$	Chip Enable Access Time			90		120		150	ns
t <sub>AVQV</sub> /t <sub>ACC</sub>	Address Access Time			90		120		150	ns
t <sub>GLQV</sub> /t <sub>OE</sub>	Output Enable Access Time			35		50		50	ns
t <sub>ELQx</sub> /t <sub>LZ</sub>	Chip Enable to Output in Low Z	2, 3	0		0		0		ns
t <sub>EHQZ</sub>	Chip Disable to Output in High Z	2		45		55		55	ns
t <sub>GLQX</sub> /t <sub>OLZ</sub>	Output Enable to Output in Low Z	2, 3	0		0		0		ns
t <sub>GHQZ</sub> /t <sub>DF</sub>	Output Disable to Output in High Z	2		30		30		30	ns
t <sub>OH</sub>	Output Hold from Address, CE#, or OE# Change	1, 2	0		0		0		ns
twhgL	Write Recovery Time before Read		6		6		6		μs

NOTES:

1. Whichever occurs first.

2. Sampled, not 100% tested.

3. Guaranteed by design.

4. See High Speed AC Testing Input/Output Waveform (Figure 8) and High Speed AC Testing Load Circuit (Figure 9) for testing characteristics.

5. See Testing Input/Output Waveform (Figure 6) and AC Testing Load Circuit (Figure 7) for testing characteristics.

### 28F010/28F020

# intel




Figure 8. AC Waveforms for Read Operations



## AC Characteristics—28F010—Write/Erase/Program Only Operations<sup>(1)</sup> Commercial and Extended Temperature Products 4.14

	Versions		28F01	0-90(2)	28F01	0-1 <b>20</b> (2)	28F010	0-150(2)	
Symbol	Characteristic	Notes	Min	Max	Min	Max	Min	Max	Unit
t <sub>AVAV</sub> /t <sub>WC</sub>	Write Cycle Time		90		120		150		ns
t <sub>AVWL</sub> /t <sub>AS</sub>	Address Set-Up Time		0		0		0		ns
t <sub>WLAX</sub> /t <sub>AH</sub>	Address Hold Time		40		40		40		ns
		3	55						
t <sub>DVWH</sub> /t <sub>DS</sub>	Data Set-Up Time		40		40		40		ns
			55						
t <sub>WHDX</sub> /t <sub>DH</sub>	Data Hold Time		10		10		10		ns
t <sub>WHGL</sub>	Write Recovery Time before Read		6		6		6		μs
t <sub>GHWL</sub>	Read Recovery Time before Write	4	0		0		0		ns
t <sub>ELWL</sub> /t <sub>CS</sub>	Chip Enable Set-Up Time before Write		15		15		15		ns
t <sub>WHEH</sub> /t <sub>CH</sub>	Chip Enable Hold Time		0		0		0		ns
t <sub>WLWH</sub> /t <sub>WP</sub>	Write Pulse Width		40		60		60		ns
		3	55						
t <sub>WHWL</sub> /t <sub>WPH</sub>	Write Pulse Width High		20		20		20		ns
t <sub>WHWH1</sub>	Duration of Programming Operation	5	10		10		10		μs
t <sub>WHWH2</sub>	Duration of Erase Operation	5	9.5		9.5		9.5		ms
t <sub>VPEL</sub>	V <sub>PP</sub> Set-Up Time to Chip Enable Low	4	1		1		1		μs

NOTES:

Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations. 1.

See AC Input/Output Waveform and AC Testing Load Circuit for testing characteristics. 2.

Minimum specification for extended temperature product. 3.

Guaranteed by design. 4.

The integrated stop timer terminates the programming/erase operations, thus eliminating the need for a maximum specification. 5.

	Versions		28F02	<b>0-90</b> (4)	28F02	<b>D-120</b> (4)	28F020	<b>D-150</b> (4)	
Symbol	Characteristics	Notes	Min	Мах	Min	Max	Min	Max	Unit
t <sub>AVAV</sub> / t <sub>WC</sub>	Write Cycle Time		90		120		150		ns
t <sub>AVWL</sub> / t <sub>AS</sub>	Address Set-Up Time		0		0		0		ns
t <sub>WLAX</sub> / t <sub>AH</sub>	Address Hold Time		40		40		40		ns
		5	55						
t <sub>DVWH</sub> / t <sub>DS</sub>	Data Set-Up Time		40		40		40		ns
		5	55		55				
t <sub>WHDX</sub> / t <sub>DH</sub>	Data Hold Time		10		10		10		ns
t <sub>WHGL</sub>	Write Recovery Time before Read		6		6		6		μs
t <sub>GHWL</sub>	Read Recovery Time before Write	2	0		0		0		ns
t <sub>ELWL</sub> / t <sub>CS</sub>	Chip Enable Set-Up Time before Write		15		15		15		ns
t <sub>WHEH</sub> / t <sub>CH</sub>	Chip Enable Hold Time		0		0		0		ns
t <sub>WLWH</sub> / t <sub>WP</sub>	Write Pulse Width		40		60		60		ns
		5	55		55				
twhwi/ twph	Write Pulse Width High		20		20		20		ns
t <sub>WHWH1</sub>	Duration of Programming Operation	3	10		10		10		μs
t <sub>WHWH2</sub>	Duration of Erase Operation	3	9.5		9.5		9.5		ms
t <sub>VPEL</sub>	V <sub>PP</sub> Set-Up Time to Chip Enable Low	2	1		1		1		μs

### 4.15 AC Characteristics—28F020—Write/Erase/Program Only Operations<sup>(1)</sup> Commercial and Extended Temperature Products

NOTES:

1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations.

2. Guaranteed by design.

3. The integrated stop timer terminates the programming/erase operations, thus eliminating the need for a maximum specification.

4. See Testing Input/Output Waveform (Figure 6) and AC Testing Load Circuit (Figure 7) for testing characteristics.

5. Minimum Specification for Extended Temperature product.

#### 28F010/28F020

# intel®






Figure 9. 28F010 Typical Programming Capability








Figure 11. 28F010 Typical Erase Capability







Figure 12. 28F010 Typical Erase Time at 12 V

### 28F010/28F020

# intel®












Figure 15. 28F020 Typical Erase Capability




Figure 16. 28F020 Typical Erase Time at 12 V




Figure 17. AC Waveforms for Programming Operations




Figure 18. AC Waveforms for Erase Operations



### 4.16 AC Characteristics—28F010—Alternative CE#-Controlled Writes<sup>(1)</sup> Commercial and Extended Temperature

	Versions		28F01	<b>0-90</b> (2)	28F01	<b>D-120</b> (2)	28F010-150(2)		
Symbol	Characteristic	Notes	Min	Max	Min	Max	Min	Max	Unit
tavav	Write Cycle Time		90		120		150		ns
tAVEL	Address Set-Up Time		0		0		0		ns
t <sub>ELAX</sub>	Address Hold Time		45		55		55		ns
		3	60						
t <sub>DVEH</sub>	Data Set-Up Time		35		45		45		ns
		3	50						
t <sub>EHDX</sub>	Data Hold Time		10		10		10		ns
t <sub>EHGL</sub>	Write Recovery Time before Read		6		6		6		μs
t <sub>GHWL</sub>	Read Recovery Time before Write	4	0		0		0		ns
twlel	Write Enable Set-Up Time before Chip Enable		0		0		0		ns
tенwн	Write Enable Hold Time		0		0		0		ns
teleh	Write Pulse Width		45		70		70		ns
		3	60						
<b>t</b> EHEL	Write Pulse Width High		20		20		20		ns
t <sub>EHEH1</sub>	Duration of Programming Operation	5	10		10		10		μs
t <sub>EHEH2</sub>	Duration of Erase Operation	5	9.5		9.5		9.5		ms
t <sub>VPEL</sub>	V <sub>PP</sub> Set-Up Time to Chip Enable Low	4	1		1		1		μs

NOTES:

1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations.

2. See AC Input/Output Waveform and AC Testing Load Circuit for testing characteristics.

3. Minimum specification for extended temperature product.

4. Guaranteed by design.

5. The integrated stop timer terminates the programming/erase operations, thus eliminating the need for a maximum specification.

	Versions		28F02	<b>0-90</b> (4)	28F02	0-120(4)	28F020-150(4)		
Symbol	Characteristics	Notes	Min	Max	Min	Max	Min	Max	Unit
tavav	Write Cycle Time		90		120		150		ns
tAVEL	Address Set-Up Time		0		0		0		ns
t <sub>ELAX</sub>	Address Hold Time		50		55		55		ns
		5	60		60				
t <sub>DVEH</sub>	Data Set-Up Time		40		45		45		ns
		5	50		50				
t <sub>EHDX</sub>	Data Hold Time		10		10		10		ns
t <sub>EHGL</sub>	Write Recovery Time before Read		6		6		6		μs
t <sub>GHWL</sub>	Read Recovery Time before Write	2	0		0		0		ns
twLEL	Write Enable Set-Up Time before Chip Enable		0		0		0		ns
tенwн	Write Enable Hold Time		0		0		0		ns
teleh	Write Pulse Width		50		60		70		ns
		5	60		60				
tehel	Write Pulse Width High		20		20		20		ns
t <sub>EHEH1</sub>	Duration of Prog. Operation	3	10		10		10		μs
t <sub>EHEH2</sub>	Duration of Erase Operation	3	9.5		9.5		9.5		ms
t <sub>VPEL</sub>	V <sub>PP</sub> Set-Up Time to Chip Enable Low	2	1		1		1		μs

### 4.17 AC Characteristics—28F020—Alternate CE# Controlled Writes<sup>(1)</sup> Commercial and Extended Temperature Products

#### NOTES:

1. Read timing characteristics during read/write operations are the same as during read-only operations. Refer to AC Characteristics for Read-Only Operations.

2. Guaranteed by design.

3. The integrated stop timer terminates the programming/erase operations, thus eliminating the need for a maximum specification.

4. See Testing Input/Output Waveform (Figure 6) and AC Testing Load Circuit (Figure 7) for testing characteristics.

5. Minimum specification for extended temperature product.



### 4.18 Erase and Programming Performance

Parameter	Notes	Min	Тур	vical	М	Unit	
			28F010	28F020	28F010	28F020	
Chip Erase Time	1, 3, 4		1	2	10	30	Sec
Chip Program Time	1, 2, 4		2	4	12.5	25	Sec


NOTES:

1. "Typicals" are not guaranteed, but based on samples from production lots. Data taken at 25 °C, 120 V VPP.

2. Minimum byte programming time excluding system overhead is 16 µsec (10 µsec program + 6 µsec write recovery), while maximum is 400 µsec/byte (16 µsec x 25 loops allowed by algorithm). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.

3. Excludes 00H programming prior to erasure.


4. Excludes system level overhead.







### 5.0 ORDERING INFORMATION



### 6.0 ADDITIONAL INFORMATION

Visit Intel's World Wide Web home page at http://www.Intel.com for technical documentation and tools.