Contents

1	Bloc	k diagram and pin configuration6
	1.1	Block diagram
	1.2	Pin configuration
2	Elect	rical specifications9
	2.1	Absolute maximum ratings 9
	2.2	Operating conditions
	2.3	Digital logic levels
	2.4	Electrical specifications 10
	2.5	Phase noise specification
3	Туріс	cal performance characteristics
4	Gene	eral description
5	Circu	uit description
	5.1	Reference input stage 19
	5.2	Reference divider
	5.3	Prescaler
	5.4	A and B counters 20
	5.5	Phase frequency detector (PFD) 21
	5.6	Lock detect
	5.7	Charge pump
	5.8	Voltage controlled oscillators 23
		5.8.1 VCO selection
		5.8.2 VCO frequency calibration
		5.8.3 VCO voltage amplitude control
	5.9	Output stage
		5.9.1 Output Buffer control mode
	5.10	External VCO Buffer
6	l ² C b	us interface
	6.1	General features
2/53		

		6.1.1	Data validity
		6.1.2	START and STOP conditions
		6.1.3	Byte format and acknowledge 28
		6.1.4	Device addressing
		6.1.5	Single-byte write mode
		6.1.6	Multi-byte write mode
		6.1.7	Current byte address read mode 29
	6.2	Timing s	specification
	6.3	I ² C regi	sters
		6.3.1	Write-only registers
		6.3.2	Read-only register
		6.3.3	Default configuration
	6.4	VCO ca	libration procedure
		6.4.1	VCO calibration auto-restart feature
7	SPI di	gital in	terface
	7.1	General	features
	7.2	Timing s	specification
	7.3	Bit table	98
		7.3.1	Default configuration
	7.4	VCO ca	libration procedure
		7.4.1	VCO calibration auto-restart feature
8	Applic	cation i	nformation
	8.1	Direct o	utput
	8.2	Divided	by 2 output
	8.3		by 4 output
	8.4	Evaluati	on kit
9	Applic	cation c	liagrams
10	Packa	ige med	hanical data
11	Order	ing info	ormation
12	Revis	ion hist	ory

List of tables

Pin description
Absolute maximum ratings
Operating conditions (refer to Figure 36: Typical application diagram)
Digital logic levels
Electrical specifications
Phase noise specification
Current value vs. selection
VCO A performances versus amplitude setting (freq=3.3GHz)24
VCO B performances versus amplitude setting (freq=4.3GHz)25
EXT_PD pin function setting
Single-byte write mode
Multi-byte write mode
Current byte address read mode
Data and clock timing specifications
Start and stop timing specifications
Ack timing specifications
Write-only registers
Functional modes
SPI data structure (MSB is sent first) 37
Address decoder and outputs
SPI timing specification
Bits at 00h and ST1
Bits at 01h and ST2
Order code of the evaluation kit 46
Package dimensions
Order codes
Document revision history



List of figures

Figure 1.	Block diagram	6
Figure 2.	Pin connection (top view)	
Figure 3.	VCO A (direct output) open loop phase noise	15
Figure 4.	VCO B (direct output) open loop phase noise	15
Figure 5.	VCO A (direct output) closed loop phase noise at 3.6GHz	
(F _{STEP} =200	kHz; F _{PFD} =200kHz; I _{CP} =3mA)	15
Figure 6.	VCO B (direct output) closed loop phase noise at 4.3GHz	
(F _{STEP} =200	kHz; F _{PFD} =200kHz; I _{CP} =4mA)	15
Figure 7.	VCO A (div. by 2 output) closed loop phase noise at 1.65GHz	
(F _{STEP} =200	kHz; F _{PFD} =400kHz; I _{CP} =2mA)	16
Figure 8.	VCO B (div. by 2 output) closed loop phase noise at 2.15GHz	
(F _{STEP} =200	kHz; F _{PFD} =400kHz; I _{CP} =3mA)	16
Figure 9.	VCO A (div. by 4 output) closed loop phase noise at 825MHz	
(F _{STEP} =200	kHz; F _{PFD} =800kHz; I _{CP} =1.5mA)	16
Figure 10.	VCO B (div. by 4 output) closed loop phase noise at 1.075GHz	
(F _{STED} =200	kHz; F _{PFD} =800kHz; I _{CP} =2.5mA)	16
Figure 11.	PFD frequency spurs (direct output; F _{PFD} =200kHz)	17
Figure 12.	PFD frequency spurs (div. by 2 output; F _{PFD} =400kHz)	
Figure 13.	PFD frequency spurs (div. by 4 output; F _{PFD} =800kHz)	
Figure 14.	Settling time (final frequency=2.15 GHz; F _{PFD} =400kHz; I _{CP} =3mA)	
Figure 15.	Reference frequency input buffer	
Figure 16.	VCO divider diagram	
Figure 17.	PFD diagram.	
Figure 18.	Loop filter connection	
Figure 19.	VCO sub-bands frequency characteristics	
Figure 20.	Data validity	
Figure 21.	START and STOP conditions	
Figure 22.	Byte format and acknowledge	
Figure 23.	Data and clock	
Figure 24.	Start and stop	
Figure 24.	Ack	
Figure 26.	SPI input and output bit order	
Figure 27.		
Figure 28.	Differential/single-ended output network (MATCH_LC_LUMP_4G_DIFF.dsn)	
Figure 29.	LC lumped balun and matching network (MATCH_LC_LUMP_4G.dsn)	
Figure 30.	Evaluation board (EVB4G) matching network (MATCH_EVB4G.dsn)	
Figure 31.	Differential/single-ended output network (MATCH_LC_LUMP_2G_DIFF.dsn)	
Figure 32.	LC lumped balun for divided by 2 output (MATCH_LC_LUMP_2G.dsn)	
Figure 33.	Evaluation board (EVB2G) matching network (MATCH_EVB2G.dsn)	
Figure 34.	LC lumped balun for divided by 4 output (MATCH_LC_LUMP_1G.dsn)	
Figure 35.	Evaluation board (EVB1G) matching network (MATCH_EVB1G.dsn)	
Figure 36.	Typical application diagram	
Figure 37.	Ping-pong architecture diagram	
Figure 38.	Application diagram with external VCO (LO output from STW81102)	
Figure 39.	Application diagram with external VCO (LO output from VCO)	
Figure 40.	VFQFPN28 mechanical drawing (<i>Note 1</i>)	50




57

1 Block diagram and pin configuration

1.1 Block diagram

Figure 1. Block diagram



6/53

1.2 Pin configuration

Figure 2. Pin connection (top view)




Table 1.Pin description

Pin No	Name	Description	Observation
1	VDD_VCOA	VCOA power supply	
2	VDD_DIV2	Divider by 2 power supply	
3	VDD_OUTBUF	Output buffer power supply	
4	OUTBUFP	LO buffer positive output	Open collector
5	OUTBUFN	LO buffer negative output	Open collector
6	VDD_DIV4	Divider by 4 power supply	
7	VDD_VCOB	VCOB power supply	
8	VDD_ESD	ESD positive rail power supply	
9	VCTRL	VCO control voltage	
10	ICP	PLL charge pump output	



Table 1.	Pin description (
Pin No	Name	Description	Observation
11	REXT	External resistance connection for PLL charge pump	
12	VDD_CP	Power supply for charge pump	
13	TEST1	Test input 1	For test purposes only; must be connected to GND
14	LOCK_DET	Lock detector	CMOS output (I _{OUT} = 4 mA)
15	TEST2	Test input 2	For test purposes only; must be connected to GND
16	REF_CLK	Reference clock input	
17	VDD_PLL	PLL digital power supply	
18	EXTVCO_INN	External VCO negative input	For test purposes only; must be connected to GND
19	EXTVCO_INP	External VCO positive input	For test purposes only; must be connected to GND
20	VDD_BUFVCO	VCO buffer power supply	
21	DBUS_SEL	Digital bus interface select	CMOS input
22	VDD_DBUS	SPI and I ² C bus power supply	
23	EXT_PD	Power down hardware '0' device ON; '1' device OFF	CMOS input
24	SDA/DATA	I2CBUS/SPI data line	CMOS Bidir Schmitt triggered (I _{OUT} =4 mA)
25	SCL/CLK	I2CBUS/SPI clock line	CMOS input Schmitt triggered
26	ADD0/LOAD	I2CBUS address select pin/ SPI load line	CMOS input
27	ADD1	I2CBUS address select pin	CMOS input; must be connected to GND in SPI mode
28	ADD2	I2CBUS address select pin	CMOS input; must be connected to GND in SPI mode

 Table 1.
 Pin description (continued)



2 Electrical specifications

2.1 Absolute maximum ratings

Table 2.	Absolute maximum ratings	
----------	--------------------------	--

Symbol	Parameter	Values	Unit
AV _{CC}	Analog supply voltage	0 to 4.6	V
DV _{CC}	Digital supply voltage	0 to 4.6	V
T _{stg}	Storage temperature	-65 to 150	°C
ESD	Electrical static discharge - HBM ⁽¹⁾ - CDM-JEDEC standard - MM	4 1.5 0.2	kV

1. The maximum rating of the ESD protection circuitry on pin 4 and pin 5 is 800V.

2.2 Operating conditions

Table 3.	Operating conditions	(refer to <i>Figu</i>	e 36: Typical	application diagra	<mark>m</mark>)
----------	----------------------	-----------------------	---------------	--------------------	------------------

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
AV _{DD}	Analog supply voltage		3.0	3.3	3.6	V
DV_DD	Digital supply voltage		3.0	3.3	3.6	V
I _{VDD1}	V _{DD1} current consumption			90		mA
I _{VDD2}	V _{DD2} current consumption			12		mA
T _{amb}	Operating ambient temperature		-40		85	°C
Тj	Maximum junction temperature				125	°C
R _{th j-amb}	Junction to ambient package thermal resistance	Multilayer JEDEC board		35		°C/W
R _{th j-b}	Junction to board package thermal resistance	Multilayer JEDEC board		26.3		°C/W
R _{th j-c}	Junction to case package thermal resistance	Multilayer JEDEC board		6.3		°C/W



57

2.3 Digital logic levels

Table 4. Digital logic levels

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
V _{il}	Low level input voltage				0.2*Vdd	V
V _{ih}	High level input voltage		0.8*Vdd			V
V _{hyst}	Schmitt trigger hysteresis		0.8			V
V _{ol}	Low level output voltage				0.4	V
V _{oh}	High level output voltage		0.85*Vdd			V

2.4 Electrical specifications

All the electrical specifications are intended at 3.3V supply voltage.

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
Output fre	quency range	·				
		Direct output	3000		3620	MHz
F _{OUTA}		Divider by 2	1500		1810	MHz
	frequency range A Output frequency range with VCOA Direct output B Output frequency range with VCOA Direct output B Output frequency range with VCOB Direct output B Output frequency range with VCOB Direct output VCOB Direct output Divider by 2 Viders Divider by 2 Divider by 2 VCO divider ratio Prescaler 16/17 Prescaler 19/20 Prescaler 19/20 Ince clock and phase frequency detector Prescaler 19/20 Reference input frequency Prescaler 16/17 PFD input frequency Prescaler 16/17 Prescaler 16/17 Prescaler 16/17 Prescaler 16/17 Prescaler 16/17 Prescaler 19/20 Prescaler 19/20	Divider by 4	750		905	MHz
		Direct output	4000		4650	MHz
F _{OUTB}		Divider by 2	2000		2325	MHz
		Divider by 4	1000		1162.5	MHz
VCO divid	ers					
N	VCO divider ratio	Prescaler 16/17	256		65551	
Ν		Prescaler 19/20	361		77836	
Reference	clock and phase frequency d	etector			·	
F _{ref}	Reference input frequency		10		200	MHz
	Reference input sensitivity ⁽¹⁾		0.35	1	1.5	Vpeak
R	Reference divider ratio		2		1023	
F _{PFD}	PFD input frequency				16	MHz
F	Eroquopou etop(2)	Prescaler 16/17	F _{OUT} / 65551		F _{OUT} / 256	Hz
F _{STEP}	Frequency step ⁽²⁾	Prescaler 19/20	F _{ОUT} / 77836		F _{OUT} / 361	Hz
Charge pu	imp				·	
I _{CP}	ICP sink/source ⁽³⁾	3bit programmable			5	mA
V _{OCP}			0.4		V _{dd} -0.3	V

Table 5.Electrical specifications

10/53

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
		Direct output		-73		dBc
		(F _{PFD} = 200 kHz)		-73		UDC
	Spurious ⁽⁴⁾	Divider by 2		-83		dBc
	opunous	(F _{PFD} = 400 kHz)		00		dDC
		Divider by 4		-91		dBc
		(F _{PFD} = 800 kHz)		_		
VCOs						
		Lower frequency range	40	55	70	MHz/V
K _{VCOA}	VCOA sensitivity ⁽⁵⁾	Intermediate frequency range	60	75	95	MHz/V
		Higher frequency range	80	105	140	MHz/V
		Lower frequency range	30	45	60	MHz/V
K _{VCOB}	VCOB sensitivity ⁽⁵⁾	Intermediate frequency range	40	55	70	MHz/V
		Higher frequency range	50	70	90	MHz/V
ΔT_{LK}	Maximum temperature variation for continuous	VCO A	115			°C
	lock ⁽⁵⁾⁽⁶⁾	VCO B	95			
	VCO A pushing ⁽⁵⁾			4	7	MHz/V
	VCO B pushing ⁽⁵⁾			14	20	MHz/V
V _{CTRL}	VCO control voltage ⁽⁵⁾		0.4		3	V
	LO harmonic spurious ⁽⁵⁾				-20	dBc
	VCOA current consumption	F _{VCO} =3.3GHz; amplitude [11]		30		mA
I _{VCOA}	VCOA current consumption	F _{VCO} =3.3GHz; amplitude [00]		16		mA
1		F _{VCO} =4.3GHz; amplitude [11]		22		mA
I _{VCOB}	VCOB current consumption	F _{VCO} =4.3GHz; amplitude [00]		11		mA
IVCOBUF	VCO buffer consumption			15		mA
I _{DIV2}	Divider by 2 consumption			17		mA
I _{DIV4}	Divider by 4 consumption			13		mA
LO output	buffer					•
P _{LO}	Output level			0		dBm
RL	Return loss ⁽⁵⁾	Matched to 50 ohms		15		dB
		DIV4 buff		27		mA
IOUTBUF	Current consumption	DIV2 buff		23		mA
001001		Direct output		39		mA
		Direct output (F _{OUT} =4GHz)		43		
	Output buffer isolation (power down state)	Divider by 2 output (F _{OUT} =2GHz)		62		dB
	down state)	Divider by 4 output (F _{OUT} =1GHz)		67		

 Table 5.
 Electrical specifications (continued)



Table 5. **Electrical specifications (continued)**

Symbol	Parameter	Test conditions	Min	Тур	Мах	Unit
External V	vco					
	Frequency range		0.625		5	GHz
	Input level		-10		+6	dBm
	Current consumption	VCO internal buffer		28		mA
PLL misce	ellaneous					
I _{PLL}	Current consumption	Input buffer, prescaler, digital dividers, misc.		12		mA
f_{i} , f		25kHz PLL bandwidth; within 1 ppm of frequency error		150		μs

1. In order to achieve best phase noise performance 1V peak level is suggested.

2. The frequency step is related to the PFD input frequency as follows: - $F_{STEP} = F_{PFD}$ for direct output - $F_{STEP} = F_{PFD}/2$ for divided by 2 output - $F_{STEP} = F_{PFD}/4$ for divided by 4 output

- 3. See relationship between ICP and REXT in Section 5.7: Charge pump.
- 4. The level of the spurs may change depending on PFD frequency, charge pump current, selected channel and PLL loop BW.
- 5. Guaranteed by design and characterization.
- When setting a specified output frequency, the VCO calibration procedure must be run in order to select the best sub-range for the VCO covering the desired frequency. Once programmed at the initial temperature T_0 inside the operating temperature range (-40 ° C to +85 ° C), the synthesizer is able to maintain the lock status only if the temperature drift (in either direction) is within the limit specified by ΔT_{LK} , provided that the final temperature T_1 is still inside the nominal range. If higher ΔT are required the "VCO calibration auto-restart" feature can be enabled, thus allowing to re-start the VCO calibration procedure on lock dotoctor on lock dotoctor or signal). 6. calibration procedure automatically when the part loose the lock condition (trigger on lock detector signal)
- 7. Frequency jump from 2300 to 2150 MHz; it includes the time required by the VCO calibration procedure (7 F_{PFD} cycles with F_{PFD} =400kHz).



2.5 Phase noise specification

Table 6. Phase noise specification

Parameter	Test conditions	Min	Тур	Max	Unit
Phase noise performance ⁽¹⁾	- · · ·			•	
Inband phase noise floor – clos	sed loop ⁽²⁾				
Normalized inband phase noise floor	ICP=4mA, PLL BW = 50kHz; including reference clock contribution		-222		dBc/Hz
Inband phase noise floor direct output		-222+20	0log(N)+10l	og(F _{PFD})	dBc/Hz
Inband phase noise floor divider by 2	ICP=4mA, PLL BW = 50kHz; including reference clock contribution	-228+20	0log(N)+10l	og(F _{PFD})	dBc/Hz
Inband phase noise floor divider by 4		-234+20	0log(N)+10l	og(F _{PFD})	dBc/Hz
PLL integrated phase noise – d	lirect output				1
Integrated phase noise	F _{OUT} = 4.3 GHz,		-35		dBc
100 Hz to 40 MHz	F _{PFD} = 200kHz, F _{STEP} =200 kHz, PLL BW = 15kHz, ICP=4mA		1.4		° rms
PLL integrated phase noise – d	livider by 2				
Integrated phase noise	F _{OUT} = 2.15 GHz,		-44		dBc
100Hz to 40MHz	F _{PFD} = 400kHz, F _{STEP} =200 kHz, PLL BW = 20kHz, ICP=3mA		0.52		° rms
PLL integrated phase noise – d	livider by 4				
Integrated phase noise	F _{OUT} = 1.075 GHz,		-51		dBc
100Hz to 40MHz	$F_{PFD} = 800$ kHz, $F_{STEP} = 200$ kHz, PLL BW = 30kHz, ICP=2.5mA		0.22		° rms
VCO A direct (3000MHz-3620M	Hz) – open loop ⁽³⁾				
Phase noise @ 1 kHz			-57		dBc/Hz
Phase noise @ 10 kHz			-84		dBc/Hz
Phase noise @ 100 kHz			-107		dBc/Hz
Phase noise @ 1 MHz			-129		dBc/Hz
Phase noise @ 10 MHz			-149		dBc/Hz
Phase noise @ 40 MHz			-159		dBc/Hz
VCO B direct (4000MHz-4650M	Hz) – open loop ⁽³⁾				
Phase noise @ 1 kHz			-55		dBc/Hz
Phase noise @ 10 kHz			-83		dBc/Hz
Phase noise @ 100 kHz			-106		dBc/Hz
Phase noise @ 1 MHz			-128		dBc/Hz
Phase noise @ 10 MHz			-148		dBc/Hz
Phase noise @ 40 MHz			-158		dBc/Hz

Parameter	Test conditions	Min	Тур	Max	Unit
VCO A with divider by 2 (1500MHz-1	810MHz) – open loop ⁽³⁾	ł			4
Phase noise @ 1 kHz			-63		dBc/Hz
Phase noise @ 10 kHz			-90		dBc/Hz
Phase noise @ 100 kHz			-113		dBc/Hz
Phase noise @ 1 MHz			-135		dBc/Hz
Phase noise @ 10 MHz			-151.5		dBc/Hz
Phase noise floor @ 40 MHz			-155		dBc/Hz
VCO B with divider by 2 (2000MHz-2	325MHz) – open loop ⁽³⁾	·			
Phase noise @ 1 kHz			-61		dBc/Hz
Phase noise @ 10 kHz			-89		dBc/Hz
Phase noise @ 100 kHz			-112		dBc/Hz
Phase noise @ 1 MHz			-134		dBc/Hz
Phase noise @ 10 MHz			-151.5		dBc/Hz
Phase noise floor @ 40 MHz			-155		dBc/Hz
VCO A with divider by 4 (750MHz-90	5MHz) – open loop ⁽³⁾	·			
Phase noise @ 1 kHz			-69		dBc/Hz
Phase noise @ 10 kHz			-96		dBc/Hz
Phase noise @ 100 kHz			-119		dBc/Hz
Phase noise @ 1 MHz			-141		dBc/Hz
Phase noise @ 10 MHz			-154		dBc/Hz
Phase noise floor @ 40 MHz			-155		dBc/Hz
VCO B with divider by 4 (1000MHz-1	162.5MHz) – open loop ⁽³⁾	·			
Phase noise @ 1 kHz			-67		dBc/Hz
Phase noise @ 10 kHz			-95		dBc/Hz
Phase noise @ 100 kHz			-118		dBc/Hz
Phase noise @ 1 MHz			-140		dBc/Hz
Phase noise @ 10 MHz			-154		dBc/Hz
Phase noise floor @ 40 MHz			-155		dBc/Hz

Phase noise specification (continued) Table 6.

1. Phase noise SSB. VCO amplitude setting to value [11].

All the closed-loop performances are specified using a reference clock signal at 76.8 MHz with phase noise of -135dBc/Hz @1kHz offset, -145 dBc/Hz @10 kHz offset and -149.5dBc/Hz of noise floor.

2. Normalized PN = Measured PN – $20\log(N) - 10\log(F_{PFD})$ where N is the VCO divider ratio (N=B*P+A) and F_{PFD} is the comparison frequency at the PFD input.

3. Typical phase noise at centre band frequency.

An evaluation kit is available upon request, including a powerful simulation tool (STWPLLSim) that allows a very accurate estimation of the device's phase noise according to the desired project parameters (VCO frequency, selected output stage, reference clock, frequency step, and so on); refer to Chapter 8: Application information for more details.


14/53



3 Typical performance characteristics

Phase noise is measured with the Agilent E5052A Signal Source Analyzer. All closed-loop measurements are done with F_{STEP} =200 kHz, with the F_{PFD} and charge pump current properly set. The loop filter configuration is depicted in *Figure 36: Typical application diagram*, and the reference clock signal is at 76.8 MHz with phase noise of -135 dBc/Hz at 1kHz offset, -145 dBc/Hz at10 kHz offset and -149.5 dBc/Hz of noise floor.









Figure 5. VCO A (direct output) closed loop phase noise at 3.6GHz (F_{STEP}=200kHz; F_{PFD}=200kHz; I_{CP}=3mA)

Figure 6. VCO B (direct output) closed loop phase noise at 4.3GHz (F_{STEP}=200kHz; F_{PFD}=200kHz; I_{CP}=4mA)



57

57

Figure 7. VCO A (div. by 2 output) closed loop phase noise at 1.65GHz (F_{STEP}=200kHz; F_{PFD}=400kHz; I_{CP}=2mA)





Figure 8.


Figure 9. VCO A (div. by 4 output) closed loop phase noise at 825MHz (F_{STEP}=200kHz; F_{PFD}=800kHz; I_{CP}=1.5mA)



VCO B (div. by 2 output) closed

loop phase noise at 2.15GHz

(F_{STEP}=200kHz; F_{PFD}=400kHz;



Spectrun

-10.00

-20,00

-30,00

-40,00

-50,00

-60,00

-70,00

-80,00

-90.00

-100.0

0.000

🔆 Agilent E5052A Signal Source Analyzer

∆: 3.600002152 GHz 2: 200 kHz ≻3: -200 kHz

-73 dBc

@200KHz

Figure 11. PFD frequency spurs (direct output; F_{PFD}=200kHz)

-0.9865 dBr -73.5552 dB -73.0002 dB

M








Figure 13. PFD frequency spurs (div. by 4 output; F_{PFD}=800kHz)







4 General description

Figure 1: Block diagram shows the separate blocks that, when integrated, form an Integer-N PLL frequency synthesizer.

The STW81102 consists of two internal low-noise VCOs with buffer blocks, a divider by 2, a divider by 4, a low-noise PFD (phase frequency detector), a precise charge pump, a 10-bit programmable reference divider, two programmable counters and a programmable dual-modulus prescaler. The 5-bit A-counter and 12-bit B-counter, in conjunction with the dual-modulus prescaler P/P+1 (16/17 or 19/20), implement an N integer divider, where N = B*P +A. The division ratio of both reference and VCO dividers is controlled through the selected digital interface (I²C bus or SPI).

The digital interface type is selected by the proper hardware connection of the pin DBUS_SEL (0 V for I^2C bus, 3.3 V for SPI).

All devices operate with a power supply of 3.3 V and can be powered down when not in use.




5 Circuit description

5.1 Reference input stage

The reference input stage is shown in *Figure 15*. The resistor network feeds a DC bias at the F_{ref} input while the inverter used as the frequency reference buffer is AC coupled.





5.2 Reference divider

The 10-bit programmable reference counter allows division of the input reference frequency to produce the input clock to the PFD. The division ratio is programmed through the digital interface.

5.3 Prescaler

The dual-modulus prescaler P/P+1 takes the CML clock from the VCO buffer and divides it down to a manageable frequency for the CMOS A and B counters. The modulus P is programmable and can be set to 16 or 19. The prescaler is based on a synchronous 4/5 core whose division ratio depends on the state of the modulus input.



5.4 A and B counters

The 5-bit A-counter and 12-bit B-counter, in conjunction with the selected dual modulus (16/17 or 19/20) prescaler, make it possible to generate output frequencies which are spaced only by the reference frequency divided by the reference division ratio. Thus, the division ratio and the VCO output frequency are given by these formulas:

 $\mathsf{N} = \mathsf{B} \times \mathsf{P} + \mathsf{A}$

$$F_{VCO} = \frac{(B \times P + A) \times F_{ref}}{R}$$

where:

F_{VCO}: output frequency of VCO

P: modulus of dual modulus prescaler (16 or 19 selected through the digital interface)

B: division ratio of the main counter

A: division ratio of the swallow counter


F_{ref}: input reference frequency

R: division ratio of reference counter

N: division ratio of PLL

For a correct working of the VCO divider, B must be strictly higher than A. A can take any value ranging from 0 to 31. The range of N can vary from 256 to 65551 (P=16) or from 361 to 77836 (P=19).

Figure 16. VCO divider diagram






5.5 Phase frequency detector (PFD)

The PFD takes inputs from the reference and the VCO dividers and produces an output proportional to the phase error. The PFD includes a delay gate that controls the width of the anti-backlash pulse. This pulse ensures that there is no dead zone in the PFD transfer function.

Figure 17 is a simplified schematic of the PFD.





5.6 Lock detect

This signal indicates that the difference between rising edges of both UP and DOWN PFD signals is found to be shorter than the fixed delay (roughly 5 ns). The Lock Detect signal is high when the PLL is locked and low when the PLL is unlocked. Lock Detect consumes current only during PLL transients.

5.7 Charge pump

This block drives two matched current sources, I_{UP} and I_{DOWN} , which are controlled respectively by UP and DOWN PFD outputs. The nominal value of the output current is controlled by an external resistor (connected to the REXT input pin) and a 3-bit word that allows selection among 8 different values.

The minimum value of the output current is: I_{MIN} = 2*VBG/REXT (VBG~1.17 V)



CPSEL2	CPSEL1	CPSEL0	Current	Value for REXT=4.7 K Ω
0	0	0	I _{MIN}	0.5 mA
0	0	1	2*I _{MIN}	1.0 mA
0	1	0	3*I _{MIN}	1.5 mA
0	1	1	4*I _{MIN}	2.0 mA
1	0	0	5*I _{MIN}	2.5 mA
1	0	1	6*I _{MIN}	3.0 mA
1	1	0	7*I _{MIN}	3.5 mA
1	1	1	8*I _{MIN}	4.0 mA

Table 7. Current value vs. selection

Note:

The current is output on pin ICP. During VCO auto-calibration, the ICP and VCTRL pins are forced to VDD/2




Figure 18. Loop filter connection

5.8 Voltage controlled oscillators

5.8.1 VCO selection

The STW81102 integrates two low-noise VCOs to cover a wide band from:

- 3000 MHz to 3620 MHz and 4000 MHz to 4650 MHz (direct output)
- 1500 MHz to 1810 MHz and 2000 MHz to 2325 MHz (selecting divider by 2)
- 750 MHz to 905 MHz and 1000 MHz to 1162.5 MHz (selecting divider by 4)

The frequency range is 3000 MHz to 3620 MHz for VCO A and 4000 MHz to 4650 MHz for VCO B.

5.8.2 VCO frequency calibration

Both VCOs can operate on 32 frequency ranges that are selected by adding or subtracting capacitors from the resonator. These frequency ranges are intended to cover the wide band of operation and compensate for process variation on the VCO center frequency.

The range is automatically selected when the SERCAL bit is set to 1. The charge pump is inhibited, and the ICP and VCTRL pins are at VDD/2 volts. The ranges are then tested with this VCO input voltage to select the one nearest to the desired output frequency ($F_{OUT} = N^*F_{ref}/R$).

After this selection, the SERCAL bit is automatically reset to 0 and the charge pump is once again enabled. To enable a fast settle, the PLL needs only to perform fine adjustment around VDD/2 on the loop filter to reach F_{OUT} .




Figure 19. VCO sub-bands frequency characteristics



The SERCAL bit should be set to 1 at each division ratio change. VCO calibration procedure takes approximately 7 periods of the PFD frequency.

The maximum allowed F_{PFD} to perform the calibration process is 1 MHz. When using a higher F_{PFD} , follow the steps below:

- 1. Calibrate the VCO at the desired frequency with an F_{PFD} less than 1 MHz.
- 2. Set the A, B and R divider ratios for the desired F_{PFD}.

VCO calibration auto-restart feature

The VCO calibration auto-restart feature, once activated, allows to restart the calibration procedure when the Lock Detector reports that the PLL has moved to an unlock condition (trigger on '1' to '0' transition of Lock Detector signal).

This situation could happen if the device experiences a significant temperature variation. Once programmed at the initial temperature T_0 inside the operating temperature range (-40 °C to +85 °C), the synthesizer is able to maintain the lock status only if the temperature drift (in either direction) is within the limit specified by the ΔT_{LK} parameter, provided that the final temperature T_1 is still inside the nominal range.

Each VCO featured by STW81102 has its specific ΔT_{LK} parameter reported in Table 5, that is typically lower than the maximum allowable drift (ΔT_{MAX} =125; from -40 °C to +85 °C and vice versa).

By enabling the VCO Calibration Auto-Restart feature (through the CAL_AUTOSTART_EN bit), the part will be able to select again the proper VCO frequency sub-range if the temperature drift exceeds the ΔT_{LK} limit, without any external user command.

5.8.3 VCO voltage amplitude control

The voltage swing of the VCOs can be adjusted over four levels by means of two dedicated programming bits (PLL_A1 and PLL_A0). Higher amplitudes provide best phase noise, whereas lower amplitudes save power.

Table 8 gives the voltage swing level expected on the resonator nodes, the current consumption, and the phase noise at 1 MHz.

PLL_A[1:0]	Differential voltage swing (Vp)	Current consumption (mA)	PN @1MHz (dBc/Hz)
00	1.1	16	-125
01	1.3	18	-126
10	1.9	27	-128.5
11	2.1	30	-129

 Table 8.
 VCO A performances versus amplitude setting (freq=3.3GHz)



Table 5. VCO B performances versus amplitude setting (neq=4.5Ghz)										
PLL_A[1:0]	Differential voltage swing (Vp)	Current consumption (mA)	PN @1MHz (dBc/Hz)							
00	1.1	11	-124							
01	1.3	14	-125							
10	1.9	20	-127.5							
11	2.1	22	-128							

 Table 9.
 VCO B performances versus amplitude setting (freq=4.3GHz)

5.9 Output stage

The differential output signal of the synthesizer can be selected by software among three different signal paths (Direct, Divider by 2 and Divider by 4) providing multi-band capability.

The selection of the output stage is done by programming properly the PD[4:0] bits.

The output stage is an open-collector structure which is able to meet different requirements over the desired output frequency range by proper connections on the PCB. Refer to *Chapter 8: Application information* for more details on PCB connections.

5.9.1 Output Buffer control mode

This control mode allows to enable/disable the output stage by a hardware control pin (EXT_PD, pin#23) while the PLL stays locked at the desired frequency; in such a way a very fast switching time is achieved.

This feature can be useful in designing a ping-pong architecture saving the cost of an external RF switch.

The function of pin#23 (EXT_PD) is set with the OUTBUF_CTRL_EN bit as shown in *Table 10.*

OUTBUF_CTRL_EN	Function of the EXT_PD pin	EXT_PD pin settings
0 Device hardware power down	$EXT_PD = 0V \clubsuit Device \ ON$	
0	Device hardware power down	EXT_PD = 3.3V → Device OFF
1	Output Buffer control	EXT_PD = 0V → Output Stage ON
I		EXT_PD = 3.3V → Output Stage OFF

Table 10. EXT_PD pin function setting



5.10 External VCO Buffer

Although the main benefits of the STW81102 are the two wideband and low-noise VCOs, the capability to use an external VCO is also provided.

The external VCO Buffer is able to manage a signal coming from an external VCO in order to build a synthesizer using the STW81102 only as PLL IC. The output signal of the synthesizer can also be taken from the output section of the STW81102 (direct, divided by 2 or divided by 4 by) by properly setting the PD[4:0] bits, thus providing additional flexibility.

The external VCO signal can range from 625 MHz up to 5 GHz and its minimum power level must be -10 dBm.



6 I²C bus interface

The I²C bus interface is selected by hardware connection of the pin #21 (DBUS_SEL) to 0 V.

Data is transmitted from microprocessor to the STW81102 through the 2-wire (SDA and SCL) I²C bus interface. The STW81102 is always a slave device.

The I²C bus protocol defines any device that sends data on the bus as a transmitter, and any device that reads the data as a receiver. The device controlling the data transfer is the master, and the others are slaves. The master always initiates the transfer and provides the serial clock for synchronization.

6.1 General features

6.1.1 Data validity

Data changes on the SDA line must only occur when the SCL is low. SDA transitions while the clock is high are used to identify a START or STOP condition.




Figure 20. Data validity

6.1.2 START and STOP conditions


START condition


A START condition is identified by a transition of the data bus SDA from high to low while the clock signal SCL is stable in the high state. A START condition must precede any data transfer command.

STOP condition

A STOP condition is identified by a transition of the data bus SDA from low to high while the clock signal SCL is stable in the high state. A STOP condition terminates communications between the STW81102 and the bus master.









6.1.3 Byte format and acknowledge

Every byte put on the SDA line must be 8 bits long, and be followed by an acknowledge bit to indicate a successful data transfer. Data is transferred with the most significant bit (MSB) first. The transmitter releases the SDA line after sending 8 bits of data. During the 9th clock pulse, the receiver pulls the SDA line low to acknowledge the receipt of 8 bits of data.





6.1.4 Device addressing

The master must first initiate with a START condition to communicate with the STW81102, and then send 8 bits (MSB first) on the SDA line which correspond to the device select address and the read or write mode.

The first 7 MSBs are the device address identifier, which corresponds to the I2C bus definition. For the STW81102, the address is set at "1100A2A1A0", 3 bits programmable. The 8th bit (LSB) is the read or write (RW) operation bit, which is set to 1 in read mode and to 0 in write mode.

Following a START condition, the STW81103 identifies the device address on the bus and, if matched, acknowledges the identification on the SDA bus during the 9th clock pulse.

28/53



6.1.5 Single-byte write mode

Following a START condition, the master sends a device select code with the RW bit set to 0. The STW81102 sends an acknowledge and waits for the 1-byte internal sub-address that provides access to the internal registers.

After receiving the sub-address internal byte, the STW81102 again responds with an acknowledge. A single-byte write to sub-address 00H changes the FUNCTIONAL_MODE register, a single-byte write with sub-address 04H changes the CONTROL register, and so on.

Table 11.Single-byte write mode

S	1100A ₂ A ₁ A ₀	0	ack	sub-address byte	ack	data in	ack	Р

6.1.6 Multi-byte write mode

The multi-byte write mode can start from any internal address. The master sends the data bytes, and each one is acknowledged. The master then terminates the transfer by generating a STOP condition.

The sub-address decides the starting byte. For example, a multi-byte with sub-address 01H and 2 DATA_IN bytes changes the B_COUNTER and A_COUNTER registers (01H,02H), and a multi-byte with sub-address 00H and 6 DATA_IN bytes changes all the STW81102 registers.

Table 12.Multi-byte write mode

S 1100A ₂ A ₁ A ₀ 0 ack sub-address byte	ack	DATA IN	ack		DATA IN	ack	Ρ
---	-----	---------	-----	--	---------	-----	---

6.1.7 Current byte address read mode

In the current byte address read mode, following a START condition, the master sends the device address with the RW bit set to 1. Note that no sub-address is needed since there is only one read register. The STW81102 acknowledges this and outputs the data byte. The master does not acknowledge the received byte, and terminates the transfer with a STOP condition.

Table 13.Current byte address read mode

Ş	S	1100 A ₂ A ₁ A ₀	1	ack	DATA OUT	No ack	Р



6.2 Timing specification







Table 14. Data and clock timing specifications

Symbol	Parameter	Minimum time	Units
t _{cs}	Data to clock setup time	2	ns
t _{ch}	Data to clock hold time	2	ns
t _{cwh}	Clock pulse width high	10	ns
t _{cwl}	Clock pulse width low	5	ns

Figure 24. Start and stop



Symbol	Parameter	Minimum time	Units
t _{start}	Clock to data start time	2	ns
t _{stop}	Data to clock down stop time	2	ns








Table 16. Ack timing specifications

Symbol	Parameter	Minimum time	Units
t _{d1}	Ack begin delay	2	ns
t _{d2}	Ack end delay	2	ns



6.3 I²C registers

The STW81102 has 6 write-only registers and 1 read-only register.

6.3.1 Write-only registers

Table 17 gives a short description of the write-only registers.

Table 17. Write-only registers

HEX code	DEC code	Description
0x00	0	FUNCTIONAL_MODE
0x01	1	B_COUNTER
0x02	2	A_COUNTER
0x03	3	REF_DIVIDER
0x04	4	CONTROL
0x05	5	CALIBRATION

FUNCTIONAL_MODE

MSB

LSB

b7	b6	b5	b4	b3	b2	b1	b0
OUTBUF_ CTRL_EN	CAL_AUT OSTART_ EN	PD4	PD3	PD2	PD1	PD0	B11

OUTBUF_CTRL_EN: Output Buffer control mode enable (0 = Off; 1 = ON)

CAL_AUTOSTART_EN: VCO calibration auto-restart enable (0 = Off; 1 = ON)

The bits PD[4:0] allow to select different functional modes for the STW81102 synthesizer according to the *Table 18*.

Table 18. F	unctional modes
-------------	-----------------

Decimal value	Description
0	Power down mode
1	Enable VCO A, output frequency divided by 2
2	Enable VCO B, output frequency divided by 2
3	Enable external VCO, output frequency divided by 2
4	Enable VCO A, output frequency divided by 4
5	Enable VCO B, output frequency divided by 4
6	Enable external VCO, output frequency divided by 4
7	Enable VCO A, direct output



Decimal value	Description		
8	Enable VCO B, direct output		
9	Enable external VCO, direct output		

B_COUNTER

MSB

MSB							LSB
b7	b6	b5	b4	b3	b2	b1	b0
B10	B9	B8	B7	B6	B5	B4	B3

B[10:3]. B counter value (bit B11 in the previous register, bits B[2:0] in the next register)

A_COUNTER

MSB							LSB
b7	b6	b5	b4	b3	b2	b1	b0
B2	B1	B0	A4	A3	A2	A1	A0

Bits B[2:0] for B_COUNTER, A_COUNTER values.

REF_DIVIDER

MSB

MSB							LSB
b7	b6	b5	b4	b3	b2	b1	b0
R9	R8	R7	R6	R5	R4	R3	R2

Reference clock divider ratio R[9:1] (bits R1, R0 in the next register).

CONTROL

MSB

b7	b6	b5	b4	b3	b2	b1	b0
R1	R0	PLL_A1	PLL_A0	CPSEL2	CPSEL1	CPSEL0	PSC_SEL

The CONTROL register is used to set the charge pump current, the VCO output voltage amplitude and the prescaler modulus:

PLL_A[1:0]: VCO amplitude

CPSEL[2:0]: charge pump output current


PSC_SEL: prescaler modulus select ('0' for P=16, '1' for P=19)



LSB

LSB

The LO output frequency is programmed by setting the proper values for A, B and R according to the following formula:



and P is the selected prescaler modulus.

CALIBRATION

MSB

b7	b6	b5	b4	b3	b2	b1	b0
INITCAL	SERCAL	SELEXTCAL	CAL4	CAL3	CAL2	CAL1	CAL0

This register controls the VCO calibrator using the following values:

INITCAL: for test purposes only; must be set to 0.

SERCAL: at 1, starts the VCO auto-calibration (automatically reset to 0 at the end of calibration)

SELEXTCAL: for test purposes only; must be set to 0

CAL[4:0]: for test purposes only; must be set to 0

6.3.2 **Read-only register**

MSB

MSB							LSB
b7	b6	b5	b4	b3	b2	b1	b0
DEV_ID1	DEV_ID0	LOCK_DET	INTCAL4	INTCAL3	INTCAL2	INTCAL1	INTCAL0

This register is automatically addressed in the 'current byte address read mode', using the following values:

DEV_ID[1:0]: device identifier bits; returns 01

LOCK_DET: 1 when PLL is locked

INTCAL[4:0]: internal value of the VCO control word

6.3.3 **Default configuration**

At power on, all the bits are set to '0'. Consequently the part starts in power down mode.



6.4 VCO calibration procedure

Calibration of the VCO center frequency is activated when the SERCAL bit (CALIBRATION register bit[6]) is set to 1.

To program the device properly while ensuring VCO calibration, perform the following steps before every channel change:

- 1. Program all the registers using a multi-byte write sequence with the desired settings (functional mode, B and A counters, R counter, VCO amplitude, charge pump, prescaler modulus), and all the bits of the CALIBRATION register (05H) set to 0.
- 2. Program the CALIBRATION register using a single-byte write sequence (subaddress 05H) with the SERCAL bit set to 1.

The maximum allowed PFD frequency (F_{PFD}) during calibration is 1 MHz; if you want a F_{PFD} higher than 1 MHz, perform the following additional steps:

- Perform all the steps of the calibration procedure, making sure to program the desired VCO frequency with proper settings for the R, B and A counters so that F_{PFD} is ≤1 MHz.
- Program the device with the desired VCO and PFD frequency settings according to step 1) above.

6.4.1 VCO calibration auto-restart feature

The VCO calibration auto-restart feature can be enabled in two steps:

- 1. set the desired frequency ensuring VCO calibration as described above (section 6.4)
- 2. program the FUNCTIONAL_MODE register (sub-address 00H) using a single-byte write sequence with the CAL_AUTOSTART_EN bit set to '1' while keeping unchanged the others.



7 SPI digital interface

7.1 General features

The SPI digital interface is selected by hardware connection of the pin #21 (DBUS_SEL) to 3.3 V.

The STW81102 IC is programmed by means of a high-speed serial-to-parallel interface with write option only. The 3-wire bus can be clocked at a frequency as high as 100 MHz to allow fast programming of the registers containing the data for RF IC configuration.

The chip is programmed through serial words with a full length of 26 bits. The first 2 MSBs represent the address of the registers, and the 24 LSBs represent the value of the registers.

Each data bit is stored in the internal shift register on the rising edge of the CLOCK signal.

The outputs of the selected register are sent to the device on the **rising edge** of the LOAD signal.




Figure 26. SPI input and output bit order

Table 19. SPI data structure (MSB is sent first)

LSB

Addre	ess		Data for register (24 bits)																						
A1	A0	D23	D22	D21	D20	D19	D18	D17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

Table 20.Address decoder and outputs

Address		Outputs								
A1	A0	Data bits D23-D0	No	Name	Function					
0	0	24	0	ST1	Reference divider, VCO amplitude, VCO calibration, charge pump current, prescaler modulus					
0	1	24	1	ST2	Functional modes, VCO dividers					
1	0	24	2	ST3	Reserved					
1	1	24	3	ST4	Reserved					

7.2 Timing specification

Figure 27. SPI timing specification




Table 21. SPI timing specification

Parameter	Description	Min.	Тур.	Max.	Units
t _{setup}	Data to clock setup time	0.8			ns
t _{hold}	Data to clock hold time	0.2			ns
t _{clk}	Clock cycle period	10			ns
t _{load}	Load pulse width	3			ns
t _{clk_loadr}	Clock to load rising edge	2			ns
t _{clk_loadf}	Clock to load falling edge	0.5			ns

7.3 Bit tables

Table 22. Bits at 00h and ST1

Serial interface address = 00h		Register name = ST1	
Bit	Name	Description	
[23]	R9		
[22]	R8		
[21]	R7		
[20]	R6		
[19]	R5	Reference clock divider ratio	
[18]	R4		
[17]	R3		
[16]	R2		
[15]	R1		
[14]	R0		
[13]	PLL_A1	VCO amplitude control	
[12]	PLL_A0		
[11]	CPSEL2		
[10]	CPSEL1	Charge pump output current control	
[9]	CPSEL0		
[8]	PSC_SEL	Prescaler modulus select (0 for P=16, 1 for P=19)	
[7]	INITCAL	For test purposes only; must be set to 0	
[6]	SERCAL	Enable VCO calibration (see Section 7.4)	
[5]	SELEXTCAL	For test purposes only; must be set to 0	
[4]	CAL4		
[3]	CAL3	For test purposes only; must be set to 0	
[2]	CAL2		
[1]	CAL1	-	
[0]	CAL0		



Serial in	Table 23. Bits at 01h and ST2 Serial interface address = 01h Register name = ST2			
Bit	Name	Description		
[23]	OUTBUF_CTRL_EN	Output buffer control mode enable $(0 = Off, 1 = On)$		
[22]	CAL_AUTOSTART_EN	VCO calibration auto restart enable $(0 = Off, 1 = On)$		
[21]	PD4	Device functional modes:		
[20]	PD3	 Power down Enable VCO A, output frequency divided by 2 		
[19]	PD2	 Enable VCO B, output frequency divided by 2 Enable external VCO, output frequency divided by 2 		
[18]	PD1	4. Enable VCO A, output frequency divided by 4		
[17]	PD0	 Enable VCO B, output frequency divided by 4 Enable external VCO, output frequency divided by 4 Enable VCO A, direct output Enable VCO B, direct output Enable external VCO, direct output 		
[16]	B11			
[15]	B10			
[14]	B9			
[13]	B8			
[12]	B7			
[11]	B6			
[10]	B5	B_COUNTER bits		
[9]	B4			
[8]	B3			
[7]	B2			
[6]	B1			
[5]	B0			
[4]	A4			
[3]	A3			
[2]	A2	A_COUNTER bits		
[1]	A1			
[0]	A0			

Table 23. Bits at 01h and ST2



The LO output frequency is programmed by setting the proper values for A, B and R according to the following formula:

$$F_{OUT} = D_{R} \times (B \times P + A) \times \frac{F_{REF-CLK}}{R}$$
where D_R equals
$$\begin{cases}
1 & \text{for direct output} \\
0.5 & \text{for output divided by 2} \\
0.25 & \text{for output divided by 4}
\end{cases}$$

and P is the selected prescaler modulus.

7.3.1 Default configuration

At power on, all the bits are set to '0'. Consequently the part starts in power down mode.

7.4 VCO calibration procedure

Calibration of the VCO center frequency is activated when the SERCAL bit (ST1 register bit[6]) is set to 1.

To program the device properly while ensuring VCO calibration, perform the following steps before every channel change:

- 1. Program the ST2 register with the desired settings (functional mode, B and A counters).
- 2. Program the ST1 register with the desired settings (R counter, VCO amplitude, charge pump, prescaler modulus) and with the SERCAL bit set to 1.

The maximum allowed PFD frequency (F_{PFD}) during calibration is 1 MHz; if you want a F_{PFD} higher than 1 MHz, perform the following additional steps:

- Perform all the steps (step 1 and 2 above) of the calibration procedure, making sure to program the desired VCO frequency with proper settings of the R, B and A counters so that F_{PFD} is ≤1 MHz.
- Program the device with the desired VCO and PFD frequency settings as per steps 1 and 2 above with SERCAL bit set to 0.

7.4.1 VCO calibration auto-restart feature

The VCO calibration auto-restart feature can be enabled in two steps:

- 1. set the desired frequency ensuring VCO calibration as described above (Section 7.4)
- 2. program the ST2 register with the CAL_AUTOSTART_EN bit set to '1' while keeping unchanged the others.



8 Application information

The STW81102 features three different alternately selectable bands: direct output (3.0 to 3.62 GHz and 4.0 to 4.65 GHz), divided by 2 (1.5 to 1.81 GHz and 2.0 to 2.325 GHz) and divided by 4 (750 to 905 MHz and 1000 to 1162.5 MHz). To achieve a suitable power level, a good matching network is necessary to adapt the output stage to a 50 Ω load. Moreover, since most commercial RF components have single-ended input and output terminations, a differential to single-ended conversion may be required.

The different matching configurations shown below for each of the three bands are suggested as a guideline when designing your own application board.

Inside the evaluation kit is the ADS design for each matching configuration suggested in this chapter. The name of the corresponding ADS design is given in each figure.


The ADS designs provide only a first indication of the output stage matching, and should be reworked according to the choices of layout, board substrate, components and so on.

The ADS designs of the evaluation boards are provided with a complete electromagnetic modelling (board, components, and so on).

8.1 Direct output

If you do not need a differential to single conversion, you can match the output buffer of the STW81102 in the simple way shown in *Figure 28*. This illustrates the differential to single-ended output network in the 3.0 - 4.65GHz range (MATCH_LC_LUMP_4G_DIFF.dsn).

Figure 28. Differential/single-ended output network (MATCH_LC_LUMP_4G_DIFF.dsn)



Since most discrete components for microwave applications are single-ended, you can easily use one of the two outputs and terminate the other one to 50 Ω with a 3 dB power loss.



Alternatively, you can combine the two outputs in other ways. A first topology for the direct output (3 GHz to 4.65 GHz) is suggested in *Figure 29*. It basically consists of a simple LC balun and a matching network to adapt the output to a 50 Ω load. The two LC networks shift output signal phase of -90° and +90°, thus combining the two outputs. This topology, designed for a center frequency of 4 GHz, is intrinsically narrow-band since the LC balun is tuned at a single frequency. If the application requires a different sub-band, the LC combiner can be easily tuned to the frequency of interest.





Figure 29. LC lumped balun and matching network (MATCH_LC_LUMP_4G.dsn)

The 1.9 nH shunt inductor works as a DC feed for one of the open collector terminals as well as a matching element along with the other components. The 1.9 nH series inductors are used to resonate the parasitic capacitance of the chip.

For optimum output matching, it is recommended to use 0402 Murata or AVX capacitors and 0403 or 0604 HQ Coilcraft inductors. It is also advisable to use short interconnection paths to minimize losses and undesired impedance shift.

An alternative topology that permits a more broadband matching as well as balanced to unbalanced conversion, is shown in *Figure 30*.

42/53




Evaluation board (EVB4G) matching network (MATCH EVB4G.dsn) Figure 30.

For differential to single conversion, the 50 to 100 Ω Johanson balun is recommended (3700BL15B100).

8.2 **Divided by 2 output**

If your application does not require a balanced to unbalanced conversion, the output matching reduces to the simple circuit shown below (Figure 31), which illustrates a differential to single-ended output network in the 1.5 - 2.325 GHz range (MATCH_LC_LUMP_2G_DIFF.dsn). You can easily use this solution to provide one singleended output that terminates the other output at 50 Ω with a 3 dB power loss.


Figure 31. Differential/single-ended output network (MATCH_LC_LUMP_2G_DIFF.dsn)



5

A first solution to combine the differential outputs is the lumped LC type balun tuned in the 2 GHz band (*Figure 32*).

Figure 32. LC lumped balun for divided by 2 output (MATCH_LC_LUMP_2G.dsn)



The same recommendation for the SMD components also applies to the divided by 2 output.

Another topology suited to combining the two outputs for the divided by 2 frequencies is represented in *Figure 33*.




Figure 33. Evaluation board (EVB2G) matching network (MATCH_EVB2G.dsn)


For differential to single conversion, the 50 to 100 Ω Johanson balun (1600BL15B100) is recommended.

8.3 Divided by 4 output

The topology, components, values and considerations of *Figure 31* also apply to the divided by 4 output (MATCH_LC_LUMP_1G_DIFF.dsn).

As for the previous sections, a solution to combine the differential outputs is the lumped LC type balun tuned in the 1 GHz band (*Figure 34*).

Figure 34. LC lumped balun for divided by 4 output (MATCH_LC_LUMP_1G.dsn)



If you prefer to use an RF balun, you can adapt the topology depicted in *Figure 33*, and change the balun and the matching components (*Figure 35*). The suggested balun for the 0.75 - 1.17 GHz frequency range is the 1:1 Johanson 900BL15C050.






Figure 35. Evaluation board (EVB1G) matching network (MATCH_EVB1G.dsn)

8.4 Evaluation kit

An evaluation kit can be delivered upon request, including the following:

- Evaluation board
- GUI (graphical user interface) to program the device
- Measured S parameters of the RF output
- ADS2005 schematics providing guidelines for application board design
- STWPLLSim software for PLL loop filter design and noise simulation
- Application program interface (API)

Three different evaluation kits are available, each optimized for one of the following frequency ranges:

- 1 GHz
- 2 GHz
- 4 GHz

When ordering, please specify one of the following order codes:


Table 24.Order code of the evaluation kit


Part number	Description
STW81102-EVB1G	1GHz frequency range - divider by 4 output optimized
STW81102-EVB2G	2GHz frequency range - divider by 2 output optimized
STW81102-EVB4G	4GHz frequency range - direct output optimized

The three evaluation kits differ only for the output stage network and can be adapted from one frequency band variant to a different one replacing properly the matching components and the balun.



9 Application diagrams





Note: 1 See Chapter 8: Application information for further information on output matching topology.
 2 EXT_PD, ADD2, ADD1 (and ADD0 when the l²C bus is selected) can be hard wired directly on the board.

- 3 Loop filter values are for $F_{STEP} = 200 \text{ kHz}$.
- 4 For best performance VDD_1 must be a low noise supply (20 μV_{RMS} in 10 Hz-100 kHz BW).






Figure 37. Ping-pong architecture diagram

Note:

: 1 See Chapter 8: Application information for further information on output matching topology.

- 2 EXT_PD, ADD2, ADD1 (and ADD0 when the I²C bus is selected) can be hard wired directly on the board.
- 3 Loop filter values are for $F_{STEP} = 200 \text{ kHz}$.
- 4 For best performance VDD_{1_1} and VDD_{1_2} must be low noise supplies (20 μV_{RMS} in 10 Hz-100 kHz BW).







Figure 38. Application diagram with external VCO (LO output from STW81102)

Note: See Chapter 8: Application information for further information on output matching topology.

Figure 39. Application diagram with external VCO (LO output from VCO)




57

10 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages, which have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark.

ECOPACK specifications are available at: http://www.st.com.





Note: 1 VFQFPN stands for Thermally Enhanced Very thin Fine pitch Quad Flat Package No lead. (Very thin: A=1.00 Max)

2 Details of the terminal 1 identifier are optional, but if given, must be located on the top surface of the package by using either a mold or marked features.

Ref.	Min.	Тур.	Max.	Unit
А	0.800	0.900	1.000	mm
A1		0.020	0.050	mm
A2		0.650	1.000	mm
A3		0.200		mm
b	0.180	0.250	0.300	mm
D	4.850	5.000	5.150	mm
D1		4.750		mm
D2	2.950	3.100	3.250	mm
E	4.850	5.000	5.150	mm
E1		4.750		mm
E2	2.950	3.100	3.250	mm
е		0.500		mm
L	0.350	0.550	0.750	mm
Р			0.600	mm
К			14	degrees
ddd			0.080	mm

Table 25.Package dimensions



11 Ordering information

Table 26. Order codes

Part number	Temp range, $^{\circ}$ C	Package	Packing
STW81102AT	-40 to 85	VFQFPN28	Tray
STW81102ATR	-40 to 85	VFQFPN28	Tape and reel

12 Revision history

Table 27.Document revision history

Date	Revision	Changes
06-Mar-2006	1	Initial release.
16-Jun-2006	2	Changed from preliminary data to maturity. Updated Section 2: Electrical specifications; Section 8: Application information and Section 9: Application diagrams.
20-Jul-2007	3	Added information usage of prescaler with modulus 16/17 for VCO higher than 3300MHz in <i>Section 2.4: Electrical specifications</i> , <i>Section 5.3: Prescaler</i> and <i>Section 5.4: A and B counters</i> . Moved the ordering information to <i>Chapter 11</i> .
14-Aug-2007	4	Updated <i>Section 6.4: VCO calibration procedure</i> , pin #23 description in <i>Table 1</i> .
23-Jan-2008	5	Updated Table 1: Pin description. Updated Table 3: Operating conditions (refer to Figure 36: Typical application diagram), Table 5: Electrical specifications, Table 6: Phase noise specification. Updated Section 5.8.2: VCO frequency calibration. Added Section 5.9: Output stage. Added Section 5.10: External VCO Buffer. Updated FUNCTIONAL_MODE and CALIBRATION registers. Updated FUNCTIONAL_MODE and CALIBRATION registers. Updated Section 6.3.2: Read-only register. Updated Section 6.3.3: Default configuration. Updated Section 6.4.1: VCO calibration procedure. Added Section 7.4: VCO calibration procedure. Added Section 7.4.1: VCO calibration procedure. Added Section 7.4.1: VCO calibration procedure. Added the last bullet 'Application program interface (API)' in Section 8.4. Added Note 4 on page 47. Added Figure 37, Figure 38 and Figure 39.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

