Contents

1	Intro	duction	8
2	Desc	cription	9
	2.1	Device overview	10
	2.2	Ultra-low-power device continuum	12
3	Fund	ctional overview1	13
	3.1	Low-power modes	13
	3.2	Interconnect matrix	16
	3.3	Arm® Cortex®-M0+ core	17
	3.4	Reset and supply management	18
		3.4.1 Power supply schemes	18
		3.4.2 Power supply supervisor	
		3.4.3 Voltage regulator	
		3.4.4 Boot modes	
	3.5	Clock management	
	3.6	Low-power real-time clock and backup registers	
	3.7	General-purpose inputs/outputs (GPIOs)	21
	3.8	Memories	22
	3.9	Direct memory access (DMA)	22
	3.10	Analog-to-digital converter (ADC)	22
	3.11	Internal voltage reference (V _{REFINT})	23
	3.12	System configuration controller	23
	3.13	Timers and watchdogs	24
		3.13.1 General-purpose timers (TIM2, TIM21)	24
		3.13.2 Low-power timer (LPTIM)	25
		3.13.3 SysTick timer	25
		3.13.4 Independent watchdog (IWDG)	25
		3.13.5 Window watchdog (WWDG)	
	3.14	Communication interfaces	
		3.14.1 I2C bus	
		3.14.2 Universal synchronous/asynchronous receiver transmitter (USART)	
		3.14.3 Low-power universal asynchronous receiver transmitter (LPUART) 2	27

		3.14.4	Serial peripheral interface (SPI)	27
	3.15	Cyclic	redundancy check (CRC) calculation unit	28
	3.16		wire debug port (SW-DP)	
	00	o o i i ai i	e dosag per (err 2. /	0
4	Pin d	lescript	ions	29
5	Mem	ory ma _l	pping	36
6	Elect	rical ch	naracteristics	37
	6.1	Param	eter conditions	37
		6.1.1	Minimum and maximum values	37
		6.1.2	Typical values	37
		6.1.3	Typical curves	37
		6.1.4	Loading capacitor	37
		6.1.5	Pin input voltage	37
		6.1.6	Power supply scheme	38
		6.1.7	Current consumption measurement	38
	6.2	Absolu	te maximum ratings	39
	6.3	Operat	ing conditions	41
		6.3.1	General operating conditions	41
		6.3.2	Embedded reset and power control block characteristics	41
		6.3.3	Embedded internal reference voltage	42
		6.3.4	Supply current characteristics	43
		6.3.5	Wakeup time from low-power mode	54
		6.3.6	External clock source characteristics	56
		6.3.7	Internal clock source characteristics	60
		6.3.8	PLL characteristics	62
		6.3.9	Memory characteristics	63
		6.3.10	EMC characteristics	64
		6.3.11	Electrical sensitivity characteristics	65
		6.3.12	I/O current injection characteristics	66
		6.3.13	I/O port characteristics	67
		6.3.14	NRST pin characteristics	71
		6.3.15	12-bit ADC characteristics	72
		6.3.16	Timer characteristics	76
		6.3.17	Communications interfaces	77



Contents

STM32L010K8 STM32L010R8

7	Package information	83
	7.1 LQFP32 package information	83
	7.2 LQFP64 package information	86
	7.3 Thermal characteristics	88
8	Ordering information	90
9	Revision history	91



List of tables

Table 1.	STM32L010K8/R8 features and peripheral counts	10
Table 2.	CPU frequency range depending on dynamic voltage scaling	14
Table 3.	Functionalities depending on the working mode	
	(from Run/active down to Standby)	
Table 4.	STM32L010K8/R8 peripherals interconnect matrix	
Table 5.	Features of general purpose timers	
Table 6.	I ² C implementation	
Table 7.	USART implementation	
Table 8.	SPI implementation	
Table 9.	Legend/abbreviations used in the pinout table	
Table 10.	Pin definitions	
Table 11.	Alternate functions	
Table 12.	Voltage characteristics	
Table 13.	Current characteristics	
Table 14.	Thermal characteristics	
Table 15.	General operating conditions	
Table 16.	Embedded reset and power control block characteristics	
Table 17.	Embedded internal reference voltage calibration values	
Table 18.	Embedded internal reference voltage	42
Table 19.	Current consumption in Run mode, code with data processing	
-	running from Flash memory	44
Table 20.	Current consumption in Run mode vs code type, code with data processing	
-	running from Flash memory	
Table 21.	Current consumption in Run mode, code with data processing running from RAM	46
Table 22.	Current consumption in Run mode vs code type, code with data processing	47
Table 00	running from RAM	
Table 23.	Current consumption in Sleep mode	
Table 24.	Current consumption in Low-power run mode	
Table 25.	Current consumption in Low-power sleep mode	
Table 26.	Typical and maximum current consumptions in Stop mode	
Table 27. Table 28.	Typical and maximum current consumptions in Standby mode	
Table 26.	Average current consumption during wakeup	
Table 30.	Peripheral current consumption in Stop and Standby mode	
Table 30.	Low-power mode wakeup timings	
Table 31.	High-speed external user clock characteristics.	
Table 33.	Low-speed external user clock characteristics	
Table 34.	HSE oscillator characteristics	
Table 35.	LSE oscillator characteristics	
Table 36.	16 MHz HSI16 oscillator characteristics	
Table 37.	LSI oscillator characteristics	
Table 38.	MSI oscillator characteristics	
Table 39.	PLL characteristics	
Table 40.	RAM and hardware registers	
Table 41.	Flash memory and data EEPROM characteristics	
Table 42.	Flash memory and data EEPROM endurance and retention	
Table 43.	EMS characteristics	
Table 44.	EMI characteristics	



DS12325 Rev 3

List of tables

STM32L010K8 STM32L010R8

Table 45.	ESD absolute maximum ratings	66
Table 46.	Electrical sensitivities	66
Table 47.	I/O current injection susceptibility	67
Table 48.	I/O static characteristics	67
Table 49.	Output voltage characteristics	69
Table 50.	I/O AC characteristics	70
Table 51.	NRST pin characteristics	72
Table 52.	ADC characteristics	73
Table 53.	R _{AIN} max for f _{ADC} = 16 MHz	74
Table 54.	ADC accuracy	75
Table 55.	TIMx characteristics	76
Table 56.	I2C analog filter characteristics	77
Table 57.	SPI characteristics in voltage Range 1	78
Table 58.	SPI characteristics in voltage Range 2	79
Table 59.	SPI characteristics in voltage Range 3	80
Table 60.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data	84
Table 61.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data	86
Table 62.	Thermal characteristics	
Table 63	Document revision history	91



List of figures

igure 1.	STM32L010K8/R8 block diagram11
igure 2.	Clock tree
igure 3.	STM32L010K8/R8 LQFP32 pinout
igure 4.	STM32L010K8/R8 LQFP64 pinout
igure 5.	Pin loading conditions
igure 6.	Pin input voltage
igure 7.	Power supply scheme
igure 8.	Current consumption measurement scheme
igure 9.	I _{DD} vs V _{DD} , Run mode, code running from Flash memory, Range 2, HSI, 1 ws 45
igure 10.	I_{DD} vs V_{DD} , Run mode, code running from Flash memory, Range 2, HSE bypass, 1 ws $$. 46
igure 11.	I_{DD} vs V_{DD} , Low-power run mode executed from RAM, Range 3, MSI at 65 KHz, 0 ws 49
igure 12.	I_{DD} vs V_{DD} , Stop mode with RTC enabled and running from LSE on low drive50
igure 13.	I _{DD} vs V _{DD} , Stop mode with RTC disabled, all clocks off
igure 14.	High-speed external clock source AC timing diagram
igure 15.	Low-speed external clock source AC timing diagram
igure 16.	HSE oscillator circuit diagram58
igure 17.	Typical application with a 32.768 kHz crystal
igure 18.	HSI16 minimum and maximum value versus temperature 60
igure 19.	VIH/VIL versus VDD (CMOS I/Os)
igure 20.	VIH/VIL versus VDD (TTL I/Os)
igure 21.	I/O AC characteristics definition
igure 22.	Recommended NRST pin protection
igure 23.	ADC accuracy characteristics
igure 24.	Typical connection diagram using the ADC
igure 25.	SPI timing diagram - slave mode and CPHA = 0
igure 26.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾ 81
igure 27.	SPI timing diagram - master mode ⁽¹⁾
igure 28.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline
igure 29.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package
	recommended footprint84
igure 30.	LQFP32 marking example (package top view)85
igure 31.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline
igure 32.	LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package
	recommended footprint87
igure 33.	LQFP64 marking example (package top view)88



DS12325 Rev 3 7/92

1 Introduction

The STM32L010K8/R8 ultra-low-power microcontrollers are part of the STM32L010 value line.

The STM32L010K8/R8 features make these ultra-low-power microcontrollers suitable for a wide range of applications:

- gas/water meters and industrial sensors
- healthcare and fitness equipment
- remote control and user interfaces
- PC peripherals, gaming, GPS equipment
- alarm systems, wired and wireless sensors, video intercom

This datasheet must be read in conjunction with the STM32L010 value line reference manual (RM0451).

For information on the Arm^{®(a)} Cortex[®]-M0+ core, refer to the Cortex[®]-M0+ Technical Reference Manual, available from the www.arm.com website.

Figure 1 shows the general block diagram of the STM32L010K8/R8.

arm

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

Description

2 Description

The ultra-low-power STM32L010K8/R8 microcontrollers incorporate the high-performance Arm[®] Cortex[®]-M0+ 32-bit RISC core operating at 32 MHz, high-speed embedded memories (64 Kbytes of Flash program memory, 256 bytes of data EEPROM and 8 Kbytes of RAM) plus an extensive range of enhanced I/Os and peripherals.

The STM32L010K8/R8 provide high power efficiency over a wide performance range. This is achieved with a large choice of internal and external clock sources, internal voltage adaptation, and several low-power modes.

The STM32L010K8/R8 offer several analog features: one 12-bit ADC with hardware oversampling, several timers, one low-power timer (LPTIM), two general-purpose 16-bit timers, one RTC and one SysTick that can be used as timebases. The STM32L010K8/R8 also feature two watchdogs, one watchdog with independent clock and window capability, and one window watchdog based on the bus clock.

Moreover, the STM32L010K8/R8 embed standard and advanced communication interfaces: one I2C, one SPI, one USART, and a low-power UART (LPUART).

The STM32L010K8/R8 also include a real-time clock and a set of backup registers that remain powered in Standby mode.

The ultra-low-power STM32L010K8/R8 operate from a 1.8 to 3.6 V power supply and in the –40 to + 85 °C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications.



DS12325 Rev 3 9/92

2.1 Device overview

Table 1. STM32L010K8/R8 features and peripheral counts

Feature and	d peripheral count	STM32L010K8	STM32L010R8			
Flash memory (Kbytes	3)	64				
Data EEPROM (bytes)	25	56			
RAM (Kbytes)		3	3			
General-purpose		2	2			
Timers	LPTIM	,	1			
RTC / SYSTICK / IWD	G / WWDG	1/1/	/1/1			
	SPI	2(1) ⁽¹⁾			
Communication	I ² C	1				
interfaces	USART	1				
	LPUART	0	1			
GPIOs		25	51			
Clocks: HSE / LSE / H	ISI / MSI / LSI	0/1/1/1/1	1/1/1/1/1			
12-bit synchronized Al	DC / Number of channels	1 / 10	1 / 16			
Maximum CPU freque	ency	32 MHz				
Operating voltage rang	ge	1.8 to 3.6 V				
Operating temperatures		Ambient temperate Junction temperate	ure: –40 to +85 °C ure: –40 to +105 °C			
Package		LQFP32	LQFP64			

^{1.} Besides one full SPI interface peripheral, USART is also able to emulate the SPI master mode.

577




Figure 1. STM32L010K8/R8 block diagram



DS12325 Rev 3

11/92

2.2 Ultra-low-power device continuum

The ultra-low-power microcontrollers' family offers a large choice of core and features, from 8-bit proprietary core up to Arm[®] Cortex[®]-M4, including Arm[®] Cortex[®]-M3 and Arm[®] Cortex[®]-M0+. The STM32Lx series are the best choice to answer application needs in terms of ultra-low-power features and the best solution for applications such as gas/water meter, keyboard/mouse or fitness and healthcare applications.

Several built-in features, like LCD drivers, dual-bank memory, low-power Run mode, operational amplifiers, 128-bit AES, DAC, crystal-less USB and many others, definitely help building a highly cost optimized application by reducing BOM cost. STMicroelectronics, as a reliable and long-term manufacturer, ensures as much as possible pin-to-pin compatibility between all STM8Lx and STM32Lx on one hand, and between all STM32Lx and STM32Fx on the other hand.

Thanks to this scalability, any legacy application can be upgraded to respond to the latest market feature and efficiency requirements.

57

3 Functional overview

3.1 Low-power modes

The STM32L010K8/R8 support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the internal low-drop regulator that supplies the logic, can be adjusted according to the maximum operating frequency of the system.

There are three power consumption ranges:

- Range 1 with the CPU running at up to 32 MHz
- Range 2 with a maximum CPU frequency of 16 MHz
- Range 3 with a maximum CPU frequency limited to 4.2 MHz

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. The power consumption in this mode, at 16 MHz, is about 1 mA with all peripherals off.

Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the low-speed clock (max 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize its operating current. In Low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in low-power mode to minimize its operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example is to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the Run mode with the regulator on.

Stop mode with RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSE and HSI RC oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in Low-power mode.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The device can be woken up from Stop mode by any of the EXTI line. In $3.5 \mu s$, the processor serves the interrupt or resume the code. The EXTI line source can be any GPIO, the RTC alarm/tamper/timestamp/wakeup events, or the USART/I2C/LPUART/LPTIM wakeup events.

5

DS12325 Rev 3 13/92

Stop mode without RTC

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillator are disabled.

Some peripherals featuring wakeup capability can enable the HSI RC during Stop mode to detect their wakeup condition.

The voltage regulator is in Low-power mode. The device can be woken up from Stop mode by any of the EXTI line. In 3.5 µs, the processor serves the interrupt or resume the code. The EXTI line source can be any GPIO. It can also be wakened by the USART/I2C/LPUART/LPTIM wakeup events.

Standby mode with RTC

The Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSE and HSI RC oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 kHz oscillator, RCC CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC wakeup event occurs.

Standby mode without RTC

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillator are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32 kHz oscillator, RCC_CSR register).

The device exits Standby mode in 60 µs when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

> For power supply voltage range 1.8 V-2.0 V, CPU frequency changes from initial to final must respect the condition: $f_{CPU\ initial}$ < $4f_{CPU\ initial}$. It must also respect 5 μs delay between two changes. For example, switch from 4.2 MHz to 32 MHz can be split in switch from 4.2 MHz to 16 MHz, wait 5 µs, then switch from 16 MHz to 32 MHz.

Table 2. CPU frequency range depending on dynamic voltage scaling

CPU frequency range (number of wait state)	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) - 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) - 32 kHz to 8 MHz (0ws)	Range 2
32 kHz to 4.2 MHz (0ws)	Range 3

Table 3. Functionalities depending on the working mode (from Run/active down to Standby) $^{(1)(2)}$

	Down to atting	01	Low-	Low-	St	op mode	Stan	dby mode
IP	Run/active mode	Sleep mode	power run mode	power sleep mode	Wakeup capability			Wakeup capability
CPU	Y	-	Υ	-	-	-	-	-
Flash memory	0	0	0	0	-	-	-	-
RAM	Y	Y	Υ	Υ	Υ	-	-	-
Backup registers	Y	Y	Υ	Υ	Υ	-	Υ	-
EEPROM	0	0	0	0	-	-	-	-
Brownout reset (BOR)	0	0	0	0	0	0	0	0
DMA	0	0	0	0	-	-	-	-
Power-on/down reset (POR/PDR)	Y	Y	Υ	Y	Υ	Y	Υ	Y
High speed internal (HSI)	0	0	-	-	(3)	-	-	-
High speed external (HSE)	0	0	0	0	-	-	-	-
Low speed internal (LSI)	0	0	0	0	0	-	0	-
Low speed external (LSE)	0	0	0	0	0	-	0	-
Multispeed internal (MSI)	0	0	Y	Y	-	-	-	-
Interconnect controller	Y	Υ	Y	Y	Υ	-	-	-
RTC	0	0	0	0	0	0	0	-
RTC tamper	0	0	0	0	0	0	0	0
Auto wakeup (AWU)	0	0	0	0	0	-	0	0
USART	0	0	0	0	O ⁽⁴⁾	0	-	-
LPUART	0	0	0	0	O ⁽⁴⁾	0	-	-
SPI	0	0	0	0	-	-	-	-
I2C	0	0	-	-	O ⁽⁵⁾	0	-	-
ADC	0	0	-	-	-	-	-	-
16-bit timers	0	0	0	0	-	-	-	-
LPTIM	0	0	0	0	0	0	-	-
IWDG	0	0	0	0	0	0	0	0
WWDG	0	0	0	0	-	-	-	-
SysTick timer	0	0	0	0	-	-	-	-
GPIOs	0	0	0	0	0	0	-	2 pins
Wakeup time to Run mode	0 μs	6 CPU cycles	3 µs	7 CPU cycles		5 µs		65 µs



DS12325 Rev 3 15/92

(from Run/active down to Standby)(1/1-/ (continued)									
	Dum/a ativa	01	Low-	Low-	Stop mode	Standby mode			
IP	Run/active mode	Sleep mode	run mode	sleep mode	Wakeup capability	Wakeup capability			
	Down to 140 μΑ/ΜΗz	Down to 37 µA/MHz (from Flash memory)		Down	0.4 μA (no RTC) V _{DD} =1.8 V	0.28 μA (no RTC) V _{DD} =1.8 V			
Consumption			Down		0.8 μA (with RTC) V _{DD} =1.8 V	0.65 μA (with RTC) V _{DD} =1.8 V			
V _{DD} =1.8 to 3.6 V (typ)	(from Flash memory)		to 8 µA	to 4.5 μA	0.4 μA (no RTC) V _{DD} =3.0 V	0.29 μA (no RTC) V _{DD} =3.0 V			
					1 μA (with RTC) V _{DD} =3.0 V	0.85 μA (with RTC) V _{DD} =3.0 V			

Table 3. Functionalities depending on the working mode (from Run/active down to Standby)(1)(2) (continued)

- 2. The consumption values given in this table are preliminary data given for indication. They are subject to slight changes.
- Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need it anymore.
- USART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup on address match or received frame event, the LPUART can run on LSE clock while the USART has to wake up or keep running the HSI clock.
- I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It wakes up the HSI during reception.

3.2 **Interconnect matrix**

Several peripherals are directly interconnected. This allows autonomous communication between peripherals, thus saving CPU resources and power consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power run, Low-power sleep and Stop modes.

Interconnect source	Inter- connect destination	Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop
TIMx	TIMx	Timer triggered by other timer	Υ	Υ	Υ	Y	-
RTC	TIM21	Timer triggered by auto wakeup	Υ	Υ	Y	Y	-
	LPTIM1	Timer triggered by RTC event	Υ	Υ	Y	Y	Υ
All clocks	TIMx	Clock source used as input channel for RC measurement and trimming	Υ	Υ	Υ	Y	-

Table 4. STM32L010K8/R8 peripherals interconnect matrix

DS12325 Rev 3 16/92



Legend:

[&]quot;Y" = Yes (enable).
"O" = Optional (can be enabled/disabled by software)
"-" = Not available

Interconnect source	Inter- connect destination	Interconnect action	Run	Sleep	Low- power run	Low- power sleep	Stop
GPIO	TIMx	Timer input channel and trigger	Υ	Υ	Υ	Y	-
	LPTIM1	Timer input channel and trigger	Υ	Υ	Υ	Y	Υ
	ADC	Conversion trigger	Υ	Υ	Y	Y	-

Table 4. STM32L010K8/R8 peripherals interconnect matrix (continued)

3.3 Arm[®] Cortex[®]-M0+ core

The Cortex-M0+ processor is an entry-level 32-bit Arm Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- a simple architecture that is easy to learn and program
- · ultra-low power, energy-efficient operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with Cortex-M processor family
- platform security robustness

The Cortex-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-stage pipeline von Neumann architecture. The processor delivers exceptional energy efficiency through a small but powerful instruction set and extensively optimized design, providing high-end processing hardware including a single-cycle multiplier.

The Cortex-M0+ processor provides the exceptional performance expected of a modern 32-bit architecture, with a higher code density than other 8-bit and 16-bit microcontrollers.

Owing to its embedded Arm core, the STM32L010K8/R8 are compatible with all Arm tools and software.

Nested vectored interrupt controller (NVIC)

The ultra-low-power STM32L010K8/R8 embed a nested vectored interrupt controller, able to handle up to 32 maskable interrupt channels and 4 priority levels.

The Cortex-M0+ processor closely integrates a configurable nested vectored interrupt controller (NVIC), to deliver industry-leading interrupt performance.

The NVIC includes a non-maskable interrupt (NMI) and provides zero jitter interrupt option plus four interrupt priority levels.

The tight integration of the processor core and NVIC provides fast execution of interrupt service routines (ISRs), reducing the interrupt latency. This is achieved through the hardware stacking of registers, and the ability to abandon and restart load-multiple and store-multiple operations. Interrupt handlers do not require any assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining optimization also significantly reduces the overhead when switching from one ISR to another.

To optimize low-power designs, the NVIC integrates sleep modes, such as a deep-sleep function that enables the entire device to enter rapidly Stop or Standby mode.

This hardware block provides flexible interrupt management features with minimal interrupt latency.

5//

DS12325 Rev 3 17/92

3.4 Reset and supply management

3.4.1 Power supply schemes

- **V**_{DD} (1.8 to 3.6 V): external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} (1.8 to 3.6 V): external analog power supplies for ADC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.

3.4.2 Power supply supervisor

The STM32L010K8/R8 feature an integrated zeropower power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

After the V_{DD} threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently.

The BOR is active at power-on, and ensures proper operation starting from 1.8 V, whatever the power ramp-up phase before it reaches 1.8 V.

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

3.4.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32 kHz oscillator, RCC CSR).

3.4.4 Boot modes

At startup, BOOT0 pin and nBOOT0, nBOOT1 and nBOOT_SEL option bits are used to select one of the three following boot options:

- Boot from Flash memory
- Boot from system memory
- Boot from embedded RAM

The bootloader is located in system memory. It is used to reprogram the Flash memory by using SPI1 (PA4, PA5, PA6 and PA7), I2C (PB6, PB7) or USART2 (PA2, PA3).

If the bootloader is activated (the bootloader is active on all empty devices due to the empty check mechanism), then the above mentioned bits are configured depending on whether SPI1, I2C or USART2 functionality is used.

See the application note *STM32 microcontroller system memory boot mode* (AN2606) for more details.



3.5 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. Its associated features are the listed below:

• Clock prescaler

To get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.

Safe clock switching

Clock sources can be changed safely on the fly in Run mode through a configuration register.

Clock management

To reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.

System clock source

Three different clock sources are available to drive the master clock SYSCLK:

- 0-32 MHz high-speed external (HSE), that can supply a PLL
- 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
- multispeed internal RC oscillator (MSI), trimmable by software, able to generate seven frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz and 4.2 MHz). When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.

Auxiliary clock source

Two ultra-low-power clock sources can be used to drive the real-time clock:

- 32.768 kHz low-speed external crystal (LSE)
- 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.

RTC clock sources

The LSI, LSE or HSE sources can be chosen to clock the RTC, whatever the system clock.

Startup clock

After reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.

Clock security system (CSS)

This feature can be enabled by software. If an LSE clock failure occurs, it provides an interrupt or wakeup event that is generated assuming it has been previously enabled. This feature is not available on the HSE clock.

• Clock-out capability (MCO: microcontroller clock output)

It outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz.

See *Figure 2* for details on the clock tree.



DS12325 Rev 3 19/92

@V33 Enable Watchdog Watchdog LS Legend: HSE = High-speed external clock signal LSI tempo LSI RC HSI = High-speed internal clock signal LSI = Low-speed internal clock signal RTCSEL RTC2 enable LSE = Low-speed external clock signal MSI = Multispeed internal clock signal RTC LSE OSC LSE tempo LSU LSD LSD @V18 MCOSEL @V33 ADC enable. LSI ADCCLK MSI RC MSI Level shifters MCO / 1,2,4,8,16 @V18 not deepsleep / 2,4,8,16 CK_PWR @V33 not deepsleep ck rchs / 1,4 HSI16 RC HSI16 Level shifters **FCLK** not (sleep or @V18 deepsleep) System Clock HCLK not (sleep or deepsleep)-/ 8 MSI TIMxCLK @V33 HSI16 AHB HSE OSC **PRESC** 4 MHz HSE PCLK1 to APB1 Level shifters / 1,2,..., 512 peripherals APB1 PRESC PLLCLK @V33 @V18 ck_pllin PLL 1,2,4,8,16 LSU Peripheral 3,4,6,8,12,16, 24,32,48 @V33 clock enable to TIMx If (APB1 presc=1) x1-else x2) 1 MHz Clock / 2,3,4 Detector Level shifters Peripheral @V_{DDCORE} clock enable PCLK2 to APB2 LSD Clock 32 MHz Source APB2 PRESC peripherals max. Control 1,2,4,8,16 Peripheral clock enable to TIMx If (APB2 presc=1) x1 else x2) Peripherals enable LSI LPTIMCLK Peripherals LSE enabl<u>e</u> HSI16 SYSCLK LPUART/ **PCLK** Peripherals UARTCLK enable I2C1CLK

Figure 2. Clock tree



MSv34747V2

3.6 Low-power real-time clock and backup registers

The real time clock (RTC) and the 5 backup registers are supplied in all modes including Standby mode. The backup registers are five 32-bit registers used to store 20 bytes of user application data. They are not reset by a system reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD (binary-coded decimal) timer/counter. Its main features are the following:

- Calendar with subsecond, second, minute, hour (12 or 24 format), week, day, date, month and year, in BCD format
- Automatically correction for 28, 29 (leap year), 30, and 31 day of the month
- Two programmable alarms with wakeup capability from Stop and Standby modes
- Periodic wakeup from Stop and Standby modes, with programmable resolution and period
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize with a master clock.
- Reference clock detection: a more precise second-source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy
- Two anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes, on tamper event detection.
- Timestamp feature that can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.

The possible RTC clock sources are listed below:

- a 32.768 kHz external crystal
- a resonator or oscillator
- the internal low-power RC oscillator (typical frequency of 37 kHz)
- the high-speed external clock

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIOs are shared with digital or analog alternate functions, and can be individually remapped using dedicated alternate function registers. All GPIOs are high current capable. Each GPIO output speed can be slowed (40 MHz, 10 MHz, 2 MHz, 400 kHz). The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to a dedicated I/O bus with a toggling speed of up to 32 MHz.

Extended interrupt/event controller (EXTI)

The extended interrupt/event controller consists of 23 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI detects an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the

577

DS12325 Rev 3 21/92

16 configurable interrupt/event lines. The 7 other lines are connected to RTC, USART, I2C, LPUART or LPTIM events.

3.8 Memories

The STM32L010K8/R8 integrate the following memories:

- 8 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait state. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- the non-volatile memory divided into three arrays:
 - 64 Kbytes of embedded Flash program memory
 - 256 bytes of data EEPROM
 - information block containing 32 user and factory options bytes, plus 4 Kbytes of system memory

The user options bytes are used to write-protect or read-out protect the memory (4-Kbyte granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no protection
- Level 1: memory readout protected

The Flash memory cannot be read or written if either debug features are connected or boot in RAM is selected.

• **Level 2**: chip readout protected, debug features (Cortex-M0+ serial wire) and boot in RAM selection disabled (debugline fuse)

3.9 Direct memory access (DMA)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I2C, USART, LPUART, general-purpose timers, and ADC.

3.10 Analog-to-digital converter (ADC)

A native 12-bit, extended to 16-bit through hardware oversampling, analog-to-digital converter is embedded into the STM32L010K8/R8. The ADC has up to 16 external channels and one internal channel (voltage reference). Three channels (PA0, PA4 and PA5) are fast channels, while the others are standard channels.

The ADC performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC frequency is independent from the CPU frequency, allowing maximum sampling rate of 1.14 Msps even with a low CPU speed. The ADC consumption is low at all



frequencies (~25 μ A at 10 ksps, ~200 μ A at 1 Msps). An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.

The ADC can be served by the DMA controller.

The ADC features a hardware oversampler up to 256 samples, this improves the resolution to 16 bits. See the application note Improving STM32F1x and STM32L1x ADC resolution by oversampling (AN2668).

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers.

3.11 Internal voltage reference (V_{REFINT})

The internal voltage reference (V_{REFINT}) provides a stable (bandgap) voltage output for the ADC. V_{REFINT} is internally connected to the ADC_IN17 input channel. It enables accurate monitoring of the V_{DD} value (since no external voltage, V_{REF+} , is available for ADC). The precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area (see *Table 17: Embedded internal reference voltage calibration values*). It is accessible in read-only mode.

Reference voltage

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).

3.12 System configuration controller

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM21 and LPTIM1 timer input captures. The system configuration controller also controls the routing of internal analog signals to the ADC and the internal reference voltage V_{REFINT} .



DS12325 Rev 3 23/92

3.13 Timers and watchdogs

The ultra-low-power STM32L010K8/R8 include two general-purpose timers, one low-power timer (LPTIM1), two watchdog timers and the SysTick timer.

3.13.1 General-purpose timers (TIM2, TIM21)

Table 5 compares the features of the general-purpose timers.

Table 5. Features of general purpose timers

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM21	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No

TIM₂

This timer is based on 16-bit auto-reload up/down counter. It includes a 16-bit prescaler and four independent channels for input capture/output compare, PWM or one-pulse mode output.

TIM2 can work together and be synchronized with the TIM21 timer via the Timer Link feature for synchronization or event chaining. The TIM2 counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2 has independent DMA request generation.

This timer is capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM21

This timer is based on a 16-bit auto-reload up/down counter. It includes a 16-bit prescaler and two independent channels for input capture/output compare, PWM or one-pulse mode output. TIM21 can work together and be synchronized with TIM2.

TIM21 can also be used as a simple timebase and be clocked by the LSE (32.768 kHz) to provide independent timebase from the main CPU clock.

3.13.2 Low-power timer (LPTIM)

LPTIM1 has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. This timer is able to wakeup the STM32L010K8/R8 from Stop mode.

LPTIM1 supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- Continuous / one shot mode
- Selectable software / hardware input trigger
- Selectable clock source
 - Internal clock source: LSE, LSI, HSI or APB clock
 - External clock source over LPTIM1 input (working even with no internal clock source running, used by the pulse counter application)
- Programmable digital glitch filter
- Encoder mode

3.13.3 SysTick timer

This timer is dedicated to the OS, but can also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches '0'.

3.13.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. IWDG can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

3.13.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.14 Communication interfaces

3.14.1 I²C bus

One I²C interface (I2C1) can operate in multimaster or slave mode. The I²C interface can support Standard mode up to 100 kbit/s and Fast mode (Fm) up to 400 kbit/s.

The I²C interface supports 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask).

577

DS12325 Rev 3 25/92

In addition, I2C1 provides hardware support for SMBus 2.0 and PMBus 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. I2C1 also has a clock domain independent from the CPU clock, allowing the I2C1 to wake up the MCU from Stop mode on address match.

The I2C interface can be served by the DMA controller.

Refer to *Table 6* for the supported modes and features of I2C interface.

Table 6. I2C implementation

I2C features ⁽¹⁾	I2C1
7-bit addressing mode	X
10-bit addressing mode	X
Standard mode (up to 100 kbit/s)	X
Fast mode (up to 400 kbit/s)	X
Fast mode plus with 20 mA output drive I/Os (up to 1 Mbit/s)	-
Independent clock	X
SMBus	X
Wakeup from Stop	Х

^{1.} X = supported.

3.14.2 Universal synchronous/asynchronous receiver transmitter (USART)

The USART interface (USART2) is able to communicate at speeds of up to 4 Mbit/s.

It provides hardware management of the CTS, RTS and RS485 driver enable (DE) signals, multiprocessor communication mode and single-wire half-duplex communication mode.

The UART2 interface can be served by the DMA controller.

Table 7 for the supported modes and features of the USART interface.

Table 7. USART implementation

USART modes/features ⁽¹⁾	USART2
Hardware flow control for modem	X
Continuous communication using DMA	X
Multiprocessor communication	Х
Synchronous mode ⁽²⁾	X
Smartcard mode	Х
Single-wire half-duplex communication	Х
IrDA SIR ENDEC block	-
LIN mode	X
Dual clock domain and wakeup from Stop mode	Х
Receiver timeout interrupt	Х
Modbus communication	Х



rable 7. OOART implementation (con	illucu)
USART modes/features ⁽¹⁾	USART2
Auto baud rate detection (4 modes)	X
Driver enable	X

Table 7. USART implementation (continued)

3.14.3 Low-power universal asynchronous receiver transmitter (LPUART)

The STM32L010K8/R8 embed one low-power UART. The LPUART supports asynchronous serial communication with minimum power consumption. It supports half-duplex single-wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUART has a clock domain independent from the CPU clock, and can wake up the system from Stop mode, using baudrates up to 46 kbauds. The wakeup events from Stop mode are programmable and can be one of the following:

- start bit detection
- any received data frame
- a specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 bauds. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

LPUART interface can be served by the DMA controller.

3.14.4 Serial peripheral interface (SPI)

The SPI is able to communicate at up to 16 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card / MMC modes.

The SPI can be served by the DMA controller.

Refer to *Table 8* for the supported modes and features of SPI interface.

Table 8. SPI implementation

SPI features ⁽¹⁾	SPI1
Hardware CRC calculation	Х
I2S mode	-
TI mode	Х

^{1.} X = supported.

5

DS12325 Rev 3 27/92

^{1.} X = supported.

^{2.} This mode allows using USART as an SPI master.

3.15 Cyclic redundancy check (CRC) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps to compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.


3.16 Serial wire debug port (SW-DP)

An Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to the MCU.

47/


4 Pin descriptions

Figure 3. STM32L010K8/R8 LQFP32 pinout



1. The above figure shows the package top view.

Figure 4. STM32L010K8/R8 LQFP64 pinout



- 1. The above figure shows the package top view.
- 2. PA11 and PA12 are powered by VDDIO2 (pin 48).



DS12325 Rev 3 29/92

Table 9. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	Definition			
Pin r	name	Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name				
		S	Supply pin			
Pin	type	I	Input only pin			
		I/O	Input/output pin			
		FT	5 V tolerant I/O			
I/O str	ructure	TTa	3.3 V tolerant I/O directly connected to the ADC			
		TC Standard 3.3 V I/O				
No	tes	Unless otherwise specified by a note, all I/Os are set as analog inputs during and after reset.				
Pin functions	Alternate functions	Functions selected through GPIOx_AFR registers				
	Additional functions	Functions directly selected/er	nabled through peripheral registers			

Table 10. Pin definitions

P		Pin name (function	Pin	I/O	Not	Pin func	tions	
LQFP32	LQFP64	after reset)	type	struc ture	es	Alternate functions	Additional functions	
-	1	VDD	S	-	(1)	-	-	
-	2	PC13	I/O	FT	1	-	RTC_TAMP1/RTC_TS/ RTC_OUT/WKUP2	
2	3	PC14-OSC32_IN	I/O	FT	-	-	OSC32_IN	
3	4	PC15-OSC32_OUT	I/O	TC	-	-	OSC32_OUT	
-	5	PH0-OSC_IN	I/O	TC	-	-	OSC_IN	
-	6	PH1-OSC_OUT	I/O	TC	-	-	OSC_OUT	
4	7	NRST	I/O	RST	(2)	-	-	
-	8	PC0	I/O	FT	-	LPTIM1_IN1, EVENTOUT	ADC_IN10	
-	9	PC1	I/O	FT	-	LPTIM1_OUT, EVENTOUT	ADC_IN11	
-	10	PC2	I/O	FT	-	LPTIM1_IN2	ADC_IN12	
-	11	PC3	I/O	FT	-	LPTIM1_ETR	ADC_IN13	
-	12	VSSA	S	-	-	-	-	
5	13	VDDA	S	-	(3)	-	-	
6	14	PA0	I/O	TTa	-	TIM2_CH1, USART2_CTS, TIM2_ETR	ADC_IN0, RTC_TAMP2/WKUP1	



Table 10. Pin definitions (continued)

Pi	in					Pin func	tions		
num	nber	Pin name (function	Pin	I/O	Not	Pin func	uo113		
LQFP32	LQFP64	after reset)	type	struc ture	es	Alternate functions	Additional functions		
7	15	PA1	I/O	FT	-	EVENTOUT, TIM2_CH2, USART2_RTS, TIM21_ETR	ADC_IN1		
8	16	PA2	I/O	FT	-	TIM21_CH1, TIM2_CH3, USART2_TX	ADC_IN2		
9	17	PA3	I/O	FT	-	TIM21_CH2, TIM2_CH4, USART2_RX	ADC_IN3		
-	18	VSS	S	-	(4)	-	-		
-	19	VDD	S	-	(1)	-	-		
10	20	PA4	I/O	TTa	-	SPI1_NSS, USART2_CK	ADC_IN4, DAC_OUT		
11	21	PA5	I/O	TTa	-	SPI1_SCK, TIM2_ETR, TIM2_CH1	ADC_IN5		
12	22	PA6	I/O	FT	-	SPI1_MISO, LPUART1_CTS, EVENTOUT	ADC_IN6		
13	23	PA7	I/O	FT	-	SPI1_MOSI, EVENTOUT	ADC_IN7		
-	24	PC4	I/O	FT	-	EVENTOUT, LPUART1_TX	ADC_IN14		
-	25	PC5	I/O	FT	-	LPUART1_RX	ADC_IN15		
14	26	PB0	I/O	FT	-	EVENTOUT	ADC_IN8, VREF_OUT		
15	27	PB1	I/O	FT	-	LPUART1_RTS	ADC_IN9, VREF_OUT		
-	28	PB2	I/O	FT	-	LPTIM1_OUT	-		
-	29	PB10	I/O	FT	-	TIM2_CH3, LPUART1_TX	-		
-	30	PB11	I/O	FT	-	EVENTOUT, TIM2_CH4, LPUART1_RX	-		
16	31	VSS	S	-	(4)	-	-		
17	32	VDD	S	-	-	-	-		
-	33	PB12	I/O	FT	-	LPUART1_RTS, EVENTOUT	-		
-	34	PB13	I/O	FT	-	LPUART1_CTS, TIM21_CH1	-		
-	35	PB14	I/O	FT	-	RTC_OUT, LPUART1_RTS, TIM21_CH2	-		
-	36	PB15	I/O	FT	-	RTC_REFIN	-		
-	37	PC6	I/O	FT	-	-	-		
-	38	PC7	I/O	FT	-	-	-		
-	39	PC8	I/O	FT	-	-	-		
-	40	PC9	I/O	FT	-	TIM21_ETR	-		
18	41	PA8	I/O	FT	-	MCO, EVENTOUT	-		



DS12325 Rev 3 31/92

Table 10. Pin definitions (continued)

Pi num		Pin name (function	Pin	I/O	Not	Pin func	tions	
LQFP32	LQFP64	after reset)	type	struc ture	es	Alternate functions	Additional functions	
19	42	PA9	I/O	FT	-	MCO	-	
20	43	PA10	I/O	FT	-	-	-	
21	44	PA11	I/O	FT	1	SPI1_MISO, EVENTOUT	-	
22	45	PA12	I/O	FT	-	SPI1_MOSI, EVENTOUT	-	
23	46	PA13	I/O	FT	-	SWDIO	-	
-	47	VSS	S	-	-	-	-	
-	48	VDDIO2	S	-	-	-	-	
24	49	PA14	I/O	FT	-	SWCLK, USART2_TX	-	
25	50	PA15	I/O	FT	-	SPI1_NSS, TIM2_ETR, EVENTOUT, USART2_RX, TIM2_CH1	-	
-	51	PC10	I/O	FT	-	LPUART1_TX	-	
-	52	PC11	I/O	FT	-	LPUART1_RX	-	
-	53	PC12	I/O	FT	-	-	-	
-	54	PD2	I/O	FT	-	LPUART1_RTS	-	
26	55	PB3	I/O	FT	-	SPI1_SCK, TIM2_CH2, EVENTOUT	-	
27	56	PB4	I/O	FT	1	SPI1_MISO, EVENTOUT	-	
28	57	PB5	I/O	FT	ī	SPI1_MOSI, LPTIM1_IN1, I2C1_SMBA	-	
29	58	PB6	I/O	FT	-	I2C1_SCL, LPTIM1_ETR	-	
30	59	PB7	I/O	FT	1	I2C1_SDA, LPTIM1_IN2	VREF_PVD_IN	
31	60	воото	I	В	-	-	-	
-	61	PB8	I/O	FT	1	I2C1_SCL	-	
-	62	PB9	I/O	FT	1	EVENTOUT, I2C1_SDA	-	
32	63	VSS	S	-	ı	-	-	
1	64	VDD	S	-	-	-	-	

^{1.} Digital power supply.

577

^{2.} Device reset input/internal reset output (active low).

^{3.} Analog power supply.

^{4.} Digital and analog ground.

S
Ë
0
∓
ပ
_
.=
Ξ
9
ā
\subseteq
e
Ť
7
4
Ψ.
÷
Ø
≝
_

				Table 11. Alter	Table 11. Alternate functions			
		AF0	AF1	AF2	AF3	AF4	AF5	AF6
ď	Port	SPI1/LPUART/ LPTIM//TIM21/ EVENOUT/ SYS_AF	12C1	LPUART/LPTIM/ TIM2/ EVENOUT/ SYS_AF	I2C1/EVENOUT	I2C1/LPUART/ EVENOUT	SPI2/TIM2/ TIM21	TIM21/ EVENOUT
	PA0	ı	1	TIM2_CH1	1	USART2_CTS	TIM2_ETR	I
	PA1	EVENTOUT	1	TIM2_CH2	ı	USART2_RTS	TIM21_ETR	1
	PA2	TIM21_CH1	ı	TIM2_CH3	ı	USART2_TX	1	ı
	PA3	TIM21_CH2	ı	TIM2_CH4	ı	USART2_RX	ı	ı
	PA4	SPI1_NSS	ı	ı	ı	USART2_CK	1	ı
	PA5	SPI1_SCK	1	TIM2_ETR	1	1	TIM2_CH1	ı
	PA6	SPI1_MISO	1	ı	ı	LPUART1_CTS	1	EVENTOUT
t	PA7	SPI1_MOSI	1	ı	-	1	1	EVENTOUT
ב ב	PA8	МСО	1	ı	EVENTOUT	1	1	1
	PA9	МСО	ı	ı	ı	ı	ı	ı
	PA10	ı	ı	ı	ı	1	1	ı
	PA11	SPI1_MISO	ı	EVENTOUT	ı	ı	ı	ı
	PA12	SPI1_MOSI	ı	EVENTOUT	-	-	1	ı
	PA13	SWDIO	1	1	-	1	ı	1
	PA14	SWCLK	1	1	-	USART2_TX	1	1
	PA15	SPI1_NSS	ı	TIM2_ETR	EVENTOUT	USART2_RX	TIM2_CH1	ı



AF6

TIM21/ EVENOUT TIM21_CH2

EVENTOUT

TIM21_CH1

SPI2/TIM2/ TIM21 I2C1/LPUART/ EVENOUT LPUART1_RTS LPUART1_CTS LPUART1_RTS LPUART1_TX LPUART1_RX EVENTOUT I2C1_SDA ISC1_SCL AF4 Table 11. Alternate functions (continued) **I2C1/EVENOUT** I2C1 SMBA AF3 LPUART/LPTIM/ LPUART1_RTS LPTIM1_ETR TIM2/ EVENOUT/ SYS_AF LPTIM1_OUT LPTIM1_IN1 LPTIM1_IN2 RTC_REFIN EVENTOUT EVENTOUT TIM2_CH2 TIM2_CH3 TIM2_CH4 RTC_OUT AF2 I2C1_SDA I2C1_SCL **12C1** AF1 SPI1/LPUART/ LPTIM//TIM21/ EVENOUT/ SYS_AF SPI1_MISO EVENTOUT SPI1_MOSI EVENTOUT SP11_SCK AF0 PB13 PB15 PB10 PB12 PB11 PB14 PB2 PB3 PB4 PB5 PB6 PB8 PB9 PB0PB7 PB1 Port Port B



	A	EVEN			·			'	'		·	'
	AF5	SPI2/TIM2/ TIM21	1	ı	ı	ı	ı	1	ı	ı	ı	
Table 11. Alternate functions (continued)	AF4	I2C1/LPUART/ EVENOUT	ı	1	1	1	1	1	1	1	1	ı
	AF3	I2C1/EVENOUT	ı	1	1	1	1	1	1	1	1	-
	AF2	LPUART/LPTIM/ TIM2/ EVENOUT/ SYS_AF	EVENTOUT	EVENTOUT	1	1	LPUART1_TX	LPUART1_RX	1	1	1	ı
	AF1	12C1	1	ı	ı	ı	ı	1	1	1	ı	ı
	0HA	SPI1/LPUART/ LPTIM//TIM21/ EVENOUT/ SYS_AF	LPTIM1_IN1	LPTIM1_OUT	LPTIM1_IN2	LPTIM1_ETR	EVENTOUT	1	TIM21_ETR	LPUART1_TX	LPUART1_RX	LPUART1 RTS
		Tro	PC0	PC1	PC2	PC3	PC4	PC5	PC9	PC10	PC11	PD2
	Port						Port C					Port D

577

5 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.

577

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3 σ).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.6 V (for the 1.8 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 5.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 6.



57/

DS12325 Rev 3 37/92

6.1.6 Power supply scheme

Standby-power circuitry (OSC32,RTC,Wake-up logic, RTC backup registers) Ю GP I/Os Logic Kernel logic (CPU, Digital & Memories) Regulator N × 100 nF + 1 × 10 µF V_{DDA} V_{DDA} 100 nF **=** Analog: + 1 µF ADC RC,PLL,.... V_{SSA} MSv48106V1

Figure 7. Power supply scheme

1. $\,\,V_{SSA}$ is internally connected to V_{SS} on all packages.

6.1.7 **Current consumption measurement**




Figure 8. Current consumption measurement scheme

50

see Section 6.3.11

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 12: Voltage characteristics*, *Table 13: Current characteristics*, and *Table 14: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage (including V _{DDA} , V _{DD}) ⁽¹⁾	-0.3	4.0	
	Input voltage on FT pin	V _{SS} - 0.3	V _{DD} + 4.0	
V _{IN} ⁽²⁾	Input voltage on TC pins	V _{SS} - 0.3	4.0	V
VIN.	Input voltage on BOOT0	V_{SS}	V _{DD} + 4.0	
	Input voltage on any other pin	V _{SS} - 0.3	4.0	
ΔV _{DD}	Variations between different V _{DDx} power pins	-	50	
$ V_{DDA}-V_{DDx} $	Variations between any V _{DDx} and V _{DDA} power pins ⁽³⁾	-	300	mV

Table 12. Voltage characteristics

Variations between all different ground pins

Electrostatic discharge voltage (human body model)



 $|\Delta V_{SS}|$

V_{ESD(HBM)}

DS12325 Rev 3 39/92

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

^{2.} V_{IN} maximum must always be respected. Refer to *Table 13* for maximum allowed injected current values.

It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and device operation. its value does not need to respect this rule.

Table 13. Current characteristics

Symbol	Ratings	Max.	Unit
$\Sigma I_{VDD}^{(2)}$	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	105	
ΣI _{VSS} ⁽²⁾	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	105	
ΣΙ _{VDDIO2}	Total current into sum of all V _{DDIO2} power lines (source)	25	
I _{VDD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
I _{VSS(PIN)}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
1	Output current sunk by any I/O and control pin	16	
I _{IO}	Output current sourced by any I/O and control pin	-16	- mA
71	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	90	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	-90	
	Injected current on FT, RST and B pins Injected current on TC pin		
'INJ(PIN)			1
ΣI _{INJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	±25]

- All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- Positive current injection is not possible on these I/Os. A negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 12* for maximum allowed input voltage values.
- A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 12* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).

Table 14. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

6.3 Operating conditions

6.3.1 General operating conditions

Table 15. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	32	
f _{PCLK1}	Internal APB1 clock frequency	-	0	32	MHz
f _{PCLK2}	Internal APB2 clock frequency	-	0	32	
V _{DD}	Standard operating voltage	-	1.8	3.6	V
V _{DDA}	Analog operating voltage (all features)	Must be the same voltage as V _{DD} ⁽¹⁾	1.8	3.6	٧
	Input voltage on FT and RST pins ⁽²⁾	$2.0 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-0.3	5.5	
\/	input voltage on F1 and R31 pins	1.8 V ≤ V _{DD} ≤ 2.0 V	-0.3	5.2	V
V _{IN}	Input voltage on BOOT0 pin	-	0	5.5	\ \
	Input voltage on TC pin	-	-0.3	V _{DD} + 0.3	
P _D	Power dissipation at T _A = 85 °C ⁽³⁾	LQFP32/LQFP64	-	351/444	mW
Та	Temperature range	-	-4 0	85	°C
TJ	Junction temperature range (range 6)	-40 °C ≤ T _A ≤ 85 °	-40	105	

^{1.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and normal operation.

6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 15*.

Table 16. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	V rigo timo roto	BOR detector enabled	0	-	8	
t _{VDD} ⁽¹⁾	V _{DD} rise time rate	BOR detector disabled	0	-	1000	πο///
VDD` ′	\/ fall time rate	BOR detector enabled	20	-	8	μs/V
	V _{DD} fall time rate	BOR detector disabled	0	-	1000	
T _{RSTTEMPO} ⁽¹⁾	Reset temporization	V _{DD} rising, BOR enabled	-	2	3.3	ms



DS12325 Rev 3 41/92

^{2.} To sustain a voltage higher than V_{DD} +0.3V, the internal pull-up/pull-down resistors must be disabled.

^{3.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see *Table 14: Thermal characteristics on page 40*).

Min Unit **Symbol Parameter Conditions** Тур Max Falling edge 1 1.5 1.8 Power on/power down reset V_{POR/PDR} threshold 1.3 1.5 Rising edge 1.8 1.67 1.7 1.74 Falling edge Brownout reset threshold 0 V_{BOR0} Rising edge 1.69 1.76 1.8 Falling edge 1.87 1.93 1.97 V_{BOR1} Brownout reset threshold 1 Rising edge 1.96 2.03 2.07 ٧ Falling edge 2.22 2.30 2.35 Brownout reset threshold 2 V_{BOR2} Rising edge 2.31 2.41 2.44 2.45 2.55 2.6 Falling edge Brownout reset threshold 3 V_{BOR3} Rising edge 2.54 2.66 2.7 Falling edge 2.68 2.8 2.85 V_{BOR4} Brownout reset threshold 4 Rising edge 2.78 2.9 2.95 BOR0 threshold 40 V_{hyst} Hysteresis voltage mV 100 All BOR thresholds excepting BOR0

Table 16. Embedded reset and power control block characteristics (continued)

6.3.3 Embedded internal reference voltage

The parameters given in *Table 18* are based on characterization results, unless otherwise specified.

Table 17. Embedded internal reference voltage calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 25°C, V _{DDA} = 3 V	0x1FF8 0078 - 0x1FF8 0079

Table 18. Embedded internal reference voltage⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT out} ⁽²⁾	Internal reference voltage	-40 °C < T _J < +85 °C	1.202	1.224	1.242	V
T _{VREFINT}	Internal reference startup time	-	-	2	3	ms
V _{VREF_MEAS}	V _{DDA} voltage during V _{REFINT} factory measure	-	2.99	3	3.01	٧
A _{VREF_MEAS}	Accuracy of factory-measured V _{REFINT} value ⁽³⁾		-	-	±5	mV
T _{Coeff} ⁽⁴⁾	Temperature coefficient	-40 °C < T _J < +85 °C	-	25	100	ppm/°C
Coeff`	Temperature coemcient	0 °C < T _J < +50 °C	-	-	20	ррііі/ С
A _{Coeff} ⁽⁴⁾	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm



^{1.} Guaranteed by characterization results, not tested in production.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDCoeff} ⁽⁴⁾	Voltage coefficient	3.0 V < V _{DDA} < 3.6 V	-	-	2000	ppm/V
T _{S_vrefint} (4)(5)	ADC sampling time when reading the internal reference voltage	-	- 5 10 -		μs	
T _{ADC_BUF} ⁽⁴⁾	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I _{BUF_ADC} (4)	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μΑ
I _{VREF_OUT} ⁽⁴⁾	VREF_OUT output current ⁽⁶⁾	-	-	-	1	μΑ
C _{VREF_OUT} ⁽⁴⁾	VREF_OUT output load	-	ı	ı	50	pF
I _{LPBUF} ⁽⁴⁾	Consumption of reference voltage buffer for VREF_OUT	-	-	730	1200	nA
V _{REFINT_DIV1} ⁽⁴⁾	1/4 reference voltage	-	24	25	26	0.4
V _{REFINT_DIV2} ⁽⁴⁾	1/2 reference voltage	-	49	50	51	% V _{REFINT}
V _{REFINT_DIV3} ⁽⁴⁾	3/4 reference voltage	-	74	75	76	I ALI IIVI

Table 18. Embedded internal reference voltage⁽¹⁾ (continued)

- 3. The internal V_{REF} value is individually measured in production and stored in dedicated EEPROM bytes.
- 4. Guaranteed by design, not tested in production.
- 5. Shortest sampling time can be determined in the application by multiple iterations.
- 6. To guarantee less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 8: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code if not specified otherwise.

The current consumption values are derived from the tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 15: General operating conditions* unless otherwise specified.

577

DS12325 Rev 3 43/92

Refer to Table 30: Peripheral current consumption in Stop and Standby mode for the value of the internal reference current consumption (I_{REFINT}).

^{2.} Guaranteed by test in production.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time and prefetch is adjusted depending on f_{HCLK} frequency and voltage range to provide the best CPU performance unless otherwise specified.
- When the peripherals are enabled $f_{APB1} = f_{APB2} = f_{APB}$
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE mode is used)
- The HSE user clock is applied to CK_IN. It follows the characteristic specified in Table 32: High-speed external user clock characteristics
- For maximum current consumption $V_{DD} = V_{DDA} = 3.6 \text{ V}$ is applied to all supply pins
- For typical current consumption V_{DD} = V_{DDA} = 3.0 V is applied to all supply pins if not specified otherwise

Table 19. Current consumption in Run mode, code with data processing running from Flash memory

Symbol	Parameter	Condition	ıs	f _{HCLK} (MHz)	Тур	Max	Unit
			Range 3,	1	165	230	
			V _{CORE} = 1.2 V	2	290	360	μΑ
			VOS[1:0] = 11	4	555	630	
		$f_{HSE} = f_{HCLK}$ up to 16 MHz	Range 2,	4	0.665	0.74	
		included, f _{HSE} = f _{HCLK} /2 above	V _{CORE} = 1.5 V	8	1.3	1.4	
	Supply current in Run mode,	16 MHz (PLL ON) ⁽¹⁾	$SE = {}^{1}HCLK^{\prime}2 \text{ above}$ $SMHZ (PLL ON)^{(1)}$ VOS[1:0] = 10,	16	2.6	2.8	mΑ μΑ
			Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	8	1.55	1.7	
I _{DD} (Run				16	3.1	3.4	
from Flash memory)	code executed from Flash			32	6.3	6.8	
memory)	memory		Range 3, V _{CORE} = 1.2 V	0.065	36.5	110	
		MSI clock		0.524	99.5	190	
			VOS[1:0] = 11	4.2	620	700	
			Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10,	16	2.6	2.9	A
		HSI clock	Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	32	6.25	7	- mA

^{1.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).


577

Table 20. Current consumption in Run mode vs code type, code with data processing running from Flash memory

Symbol	Parameter		Conditions			Тур	Unit
		Range 3	Dhrystone		555		
			Range 3,	CoreMark		585	
	0		$V_{CORE} = 1.2 V$	Fibonacci	4 MHz	440	μΑ
I _{DD}	Supply current in	ent in mode, ode ode cutted of the feature of the f	VOS[1:0] = 11	while(1)		355	
(Run	Run mode,			while(1), prefetch OFF		353	
from Flash	executed			Dhrystone		6.3	
memory)	from Flash	16 MHz (PLL ON) ⁽¹⁾	Range 1,	CoreMark		6.3	
	memory		V _{CORE} = 1.8 V	Fibonacci	32 MHz	6.55	mA
			VOS[1:0] = 01	while(1)		5.4	
				while(1), prefetch OFF		5.2	

^{1.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Figure 9. I_{DD} vs V_{DD}, Run mode, code running from Flash memory, Range 2, HSI, 1 ws






Figure 10. I_{DD} vs V_{DD} , Run mode, code running from Flash memory, Range 2, HSE bypass, 1 ws

Table 21. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Conditions		f _{HCLK} (MHz)	Тур	Max ⁽¹⁾	Unit
			Range 3,	1	135	170	
			$V_{CORE} = 1.2 V$	2	240	270	μΑ
			VOS[1:0] = 11	4	450	480	
		$f_{HSE} = f_{HCLK}$ up to 16 MHz,	Range 2,	4	0.52	0.6	
	Supply current in	included fuer = fuery/2 above 16 MHz	$V_{CORE} = 1.5, V,$	8	1	1.2	
I _{DD} (Run	Run mode, code executed from	f _{HSE} = f _{HCLK} /2 above 16 MHz (PLL ON) ⁽²⁾	VOS[1:0] = 10	16	2	2.3	mA
from RAM)	RAM, Flash memory switched OFF		Range 1, V _{CORE} = 1.8 V, VOS[1:0] = 01	8	1.25	1.4	
				16	2.45	2.8	
				32	5.1	5.4	
			Range 3,	0.065	34.5	75	
		MSI clock	$V_{CORE} = 1.2 V$	0.524	83	120	μΑ
			VOS[1:0] = 11	4.2	485	540	
I _{DD} (Run	Supply current in Run mode, code executed from RAM, Flash memory switched OFF	Run mode, code	Range 2, V _{CORE} = 1.5 V, VOS[1:0] = 10	16	2.1	2.3	m A
from RAM)		RAM, Flash memory and the second of the seco		Range 1, V _{CORE} = 1.8 V, VOS[1:0] = 01	32	5.1	5.6

^{1.} Guaranteed by characterization results at 85 °C, not tested in production, unless otherwise specified.

577

2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 22. Current consumption in Run mode vs code type, code with data processing running from ${\rm RAM}^{(1)}$

Symbol	Parameter	Condi	Conditions				Unit	
				Dhrystone		450		
Supply current in			Range 3	CoreMark	4 MHz	575		
	f _{HSE} = f _{HCLK} up to 16 MHz,	V _{CORE} = 1.2 V - VOS[1:0] = 11	Fibonacci	4 1/11712	370	μΑ		
I _{DD} (Run from	IDD (Run executed from inclu	included,			while(1)		340	
RAM)	RAM, Flash memory switched	$f_{HSE} = f_{HCLK}/2$ above 16 MHz $(PLL ON)^{(2)}$	V _{CORF} = 1.8 V	Dhrystone		5.1		
	OFF	(PLL OIN)		CoreMark	32 MHz	6.25		
				Fibonacci	32 IVITZ	4.4	mA	
			while(1)		4.7			

- 1. Guaranteed by characterization results, not tested in production, unless otherwise specified.
- 2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 23. Current consumption in Sleep mode

Symbol	Parameter	Conditions		f _{HCLK} (MHz)	Тур	Max ⁽¹⁾	Unit
			Range 3,	1	43	90	
			$V_{CORE} = 1.2 V$	2	72	120	
	f _{HSE} = f _{HCLK} up to 16 MHz	VOS[1:0] = 11	4	130	180		
		Range 2,	4	160	210		
		included, f _{HSE} = f _{HCLK} /2 above 16 MHz (PLL ON) ⁽²⁾	$V_{CORE} = 1.5 V$	8	305	370	
			VOS[1:0] = 10	16	590	710	
		Range 1,	8	370	430		
1	Supply current in Sleep		V _{CORE} = 1.8 V, VOS[1:0] = 01	16	715	860	μΑ
I _{DD} (Sleep)	mode, Flash			32	1650	1900	
	memory OFF		Range 3,	0.065	18	65	
		MSI clock	$V_{CORE} = 1.2 V$	0.524	31.5	75	
			VOS[1:0] = 11	4.2	140	210	
		Range 2, V _{CORE} = 1.5 V, VOS[1:0] = 10 Range 1, V _{CORE} = 1.8 V, VOS[1:0] = 01	$V_{CORE} = 1.5 V$	16	665	830	
			32	1750	2100		



DS12325 Rev 3 47/92

Table 23. Current consumption in Sleep mode (continued)

Symbol	Parameter	Conditions	;	f _{HCLK} (MHz)	Тур	Max ⁽¹⁾	Unit
			Range 3,	1	57.5	130	
			$V_{CORE} = 1.2 V$	2	84	170	
			VOS[1:0] = 11	4	150	280	
	$f_{\rm HSE}$ = $f_{\rm HCLK}$ up to 16 MHz included, $f_{\rm HSE}$ = $f_{\rm HCLK}/2$ above 16 MHz (PLL ON) $^{(2)}$	Range 2,	4	170	310		
		CORE = 1.5 V,	8	315	420		
		VOS[1:0] = 10	16	605	770		
			Range 1, V _{CORE} = 1.8 V, VOS[1:0] = 01	8	380	460	μA
I	Supply current in Sleep			16	730	950	
I _{DD} (Sleep)	mode, Flash			32	1650	2400	
	memory ON		Range 3,	0.065	29.5	110	
		MSI clock	$V_{CORE} = 1.2 V$	0.524	44.5	130	
			VOS[1:0] = 11	4.2	150	270	
	HSI16 clock source (16 MHz)	HSI16 clock source (16	Range 2, V _{CORE} = 1.5 V, VOS[1:0] = 10	16	680	950	
		Range 1, V _{CORE} = 1.8 V, VOS[1:0] = 01	32	1750	2100		

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.

57/

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 24. Current consumption in Low-power run mode

Symbol	Parameter		Conditions				Unit
			MSI clock = 65 KHz	T _A = -40 °C to 25 °C	8.5	10	
			f _{HCLK} = 32 KHz	T _A = 85 °C	11.5	48	
Supply I _{DD} current in		All peripherals OFF, code executed from	MSI clock = 65 KHz	T _A =-40 °C to 25 °C	10	15	
	RAM, Flash memory	f _{HCLK} = 65 KHz	T _A = 85 °C	15.5	50		
		' '	MSI	T _A = -40 °C to 25 °C	20	25	
	Supply		clock = 131 KHz f _{HCLK} = 131 KHz	T _A = 55 °C	23	50	μΑ
				T _A = 85 °C	25.5	55	
(LP run)	Low-power run mode		MSI clock = 65 KHz f _{HCLK} = 32 KHz	T _A = -40 °C to 25 °C	22	28	
	Turrinode			T _A = 85 °C	26	68	
		All peripherals OFF,	MSI clock = 65 KHz	T _A = -40 °C to 25 °C	27.5	33	
		code executed from Flash memory, V _{DD}	f _{HCLK} = 65 KHz	T _A = 85 °C	31.5	73	
		from 1.8 V to 3.6 V	MSI	T _A = -40 °C to 25 °C	39	46	
			clock = 131 KHz	T _A = 55 °C	41	80	
			f _{HCLK} = 131 KHz	T _A = 85 °C	44	86	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.

Figure 11. I_{DD} vs V_{DD} , Low-power run mode executed from RAM, Range 3, MSI at 65 KHz, 0 ws





Table 25. Current consumption in Low-power sleep mode

Symbol	Parameter		Conditions			Max ⁽¹⁾	Unit
		All peripherals OFF, V _{DD} from 1.8 V to 3.6 V	MSI clock = 65 KHz f _{HCLK} = 32 KHz Flash OFF	T _A = -40 °C to 25 °C	4.7 ⁽²⁾	-	
	Supply current in Low-power		MSI clock = 65 KHz f _{HCLK} = 32 KHz Flash ON	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	17	23	
				T _A = 85 °C	19.5	63	
(LP Sleep)			MSI clock = 65 KHz f _{HCLK} = 65 KHz Flash ON	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	17	24	μΑ
	sleep mode			T _A = 85 °C	20	63	
			MSI	T_A = -40 °C to 25 °C	19.5	36	
			clock = 131 KHz f _{HCLK} = 131 KHz	T _A = 55 °C	20.5	64	
			Flash ON	T _A = 85 °C	22.5	66	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.

Figure 12. I_{DD} vs V_{DD} , Stop mode with RTC enabled and running from LSE on low drive



577

^{2.} In low-power modes, only the static Flash memory power consumption applies (\sim 13 μ A) when Flash is ON (independent of clock speed).




Figure 13. I_{DD} vs V_{DD} , Stop mode with RTC disabled, all clocks off

Table 26. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	Conditions	Тур	Max ⁽¹⁾	Unit
	Supply current in Stop mode	$T_A = -40$ °C to 25°C	0.41	1	
I _{DD} (Stop)		T _A = 55°C	0.63	2.1	μΑ
		T _A = 85°C	1.7	4.5	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified.

Table 27. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Conditi	Тур	Max ⁽¹⁾	Unit	
	Supply current in Standby mode	Independent watchdog	T _A = -40 °C to 25 °C	1.3	1.7	-
			T _A = 55 °C	-	2.9	
I _{DD}			T _A = 85 °C	-	3.3	
(Standby)		Independent watchdog and LSI OFF	T _A = -40 °C to 25 °C	0.29	0.6	μA
			T _A = 55 °C	0.32	1.2	
			T _A = 85 °C	0.5	2.3	

^{1.} Guaranteed by characterization results, not tested in production, unless otherwise specified

DS12325 Rev 3 51/92

Table 28. Average current consumption during wakeup

Symbol	Parameter	System frequency	Current consumption during wakeup	Unit
		HSI	1	
		HSI/4	0,7	
I _{DD} (wakeup from Stop)	Supply current during wakeup from Stop mode	MSI 4,2 MHz	0,7	
		MSI 1,05 MHz	0,4	
		MSI 65 KHz	0,1	mA
I _{DD} (Reset)	Reset pin pulled down	-	0,21	110
I _{DD} (Power up)	BOR ON	-	0,23	
L (wakoup from Standby)	With fast wakeup set	MSI 2,1 MHz	0,5	
I _{DD} (wakeup from Standby)	With fast wakeup disabled	MSI 2,1 MHz	0,12	

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following tables. The MCU is placed under the following conditions:

- \bullet $\,$ all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked OFF
 - with only one peripheral clocked ON

57/

Table 29. Peripheral current consumption in run or Sleep mode⁽¹⁾

Peripheral		Typical consumption, V _{DD} = 3.0 V, T _A = 25 °C				
		Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10	Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	WWDG	3	2	2	2	
	LPUART1	8	6.5	5.5	6	
APB1	I2C1	11	9.5	7.5	9	
AFBI	LPTIM1	10	8.5	6.5	8	
	TIM2	10.5	8.5	7	9	
	USART2	14.5	12	9.5	11	
	ADC1 ⁽²⁾	5.5	5	3.5	4	
	SPI1	4	3	3	2.5	
APB2	TIM21	7.5	6	5	5.5	
	DBGMCU	1.5	1	1	0.5	
	SYSCFG	2.5	2	2	1.5	
	GPIOA	3.5	3	2.5	2.5	μΑ/MHz
	GPIOB	3.5	2.5	2	2.5	(f _{HCLK})
Cortex-M0+ I/O port	GPIOC	8.5	6.5	5.5	7	
	GPIOD	1	0.5	0.5	0.5	
	CRC	1.5	1	1	1	
AHB	FLASH ⁽³⁾	0	0	0	0	
	DMA1	10	8	6	8.5	
All enabled		120	97	81	92	
PWR		2.5	2	2	1	

^{1.} Data based on differential I_{DD} measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz (range 1), f_{HCLK} = 16 MHz (range 2), f_{HCLK} = 4 MHz (range 3), f_{HCLK} = 64 KHz (Low-power run/sleep), f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.



DS12325 Rev 3 53/92

^{2.} HSI oscillator is OFF for this measure.

^{3.} These values correspond to the Flash memory configuration interface consumption, which is negligible. To assess true Flash memory consumption, compare relevant figures, like for example Table 19 and Table 21.

Typical consumption, $T_A = 25$ °C **Symbol Peripheral** Unit $V_{DD} = 1.8 V$ $V_{DD} = 3.0 \text{ V}$ 0.7 1.2 I_{DD(BOR)} 1.25 1.4 I_{REFINT} LSE low drive⁽¹⁾ 0.1 0.1 LPTIM1⁽²⁾, input 100 Hz 0.01 0.01 μΑ LPTIM1, input 1 MHz 6 6 LPUART1 0.6 0.6 RTC 0.3 0.48

Table 30. Peripheral current consumption in Stop and Standby mode

6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI or HSI16 RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is either the MSI oscillator in the range configured before entering Stop mode, the HSI16 or HSI16/4.
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 15*.

Conditions Symbol Parameter Тур Max Unit $f_{HCLK} = 32 \text{ MHz}$ Wakeup from Sleep mode 7 8 **t**WUSLEEP $f_{HCLK} = 262 \text{ KHz}$ 7 8 CPU Flash enabled Wakeup from Low-power sleep mode, cycles twusleep lp $f_{HCLK} = 262 \text{ KHz}$ $f_{HCLK} = 262 \text{ KHz}$ 9 10 Flash switched OFF

Table 31. Low-power mode wakeup timings



^{1.} LSE low drive consumption is the difference between an external clock on OSC32_IN and a quartz between OSC32_IN and OSC32_OUT.

^{2.} LPTIM peripheral cannot operate in Standby mode.

Table 31. Low-power mode wakeup timings (continued)

Symbol	Parameter	Conditions	Тур	Max	Unit
		f _{HCLK} = f _{MSI} = 4.2 MHz	5.1	8	
	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{HSI} = 16 MHz	5.1	7	
		f _{HCLK} = f _{HSI} /4 = 4 MHz	8.1	11	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage Range 1	5	8	
	Wakeup from Stop mode, regulator in Low-power mode	f _{HCLK} = f _{MSI} = 4.2 MHz Voltage Range 2	5	8	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage Range 3	5	8	
		f _{HCLK} = f _{MSI} = 2.1 MHz	7.4	13	
		f _{HCLK} = f _{MSI} = 1.05 MHz	14	23	
t _{WUSTOP}		f _{HCLK} = f _{MSI} = 524 KHz	28	38	
		f _{HCLK} = f _{MSI} = 262 KHz	51	65	μs
		f _{HCLK} = f _{MSI} = 131 KHz	99	120	
		f _{HCLK} = f _{MSI} = 65 KHz	196	260	
		f _{HCLK} = f _{HSI} = 16 MHz	5.1	7	
		$f_{HCLK} = f_{HSI}/4 = 4 \text{ MHz}$	8.2	11	
	Wakeup from Stop mode, regulator in Low-power mode, HSI kept running in Stop mode	f _{HCLK} = f _{HSI} = 16 MHz	3.25	-	
	Wakeup from Stop mode, regulator in	f _{HCLK} = f _{HSI} = 16 MHz	4.9	7	
	Low-power mode, code running from	f _{HCLK} = f _{HSI} /4 = 4 MHz	7.9	10	
	RAM	f _{HCLK} = f _{MSI} = 4.2 MHz	4.8	8	
t	Wakeup from Standby mode, FWU bit = 1	f _{HCLK} = f _{MSI} = 2.1 MHz	65	130	
t _{WUSTDBY}	Wakeup from Standby mode, FWU bit = 0	f _{HCLK} = f _{MSI} = 2.1 MHz	2.2	3	ms



DS12325 Rev 3 55/92

6.3.6 **External clock source characteristics**

High-speed external user clock generated from an external source

In bypass mode the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.12. However, the recommended clock input waveform is shown in Figure 14.

Table 32. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency	CSS is ON or PLL used	1	8	32	MHz
		CSS is OFF, PLL not used	0	8	32	MHz
V _{HSEH}	CK_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V _{HSEL}	CK_IN input pin low level voltage		V_{SS}	ı	0.3V _{DD}	
$t_{w(HSE)} \ t_{w(HSE)}$	CK_IN high or low time		12	ı	-	ns
t _{r(HSE)}	CK_IN rise or fall time	-	-	-	20	113
C _{in(HSE)}	CK_IN input capacitance		-	2.6	-	pF
DuCy _(HSE)	Duty cycle		45		55	%
IL	CK_IN input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$	-	-	±1	μΑ

^{1.} Guaranteed by design, not tested in production.




Figure 14. High-speed external clock source AC timing diagram

Low-speed external user clock generated from an external source

The characteristics given in the following table result from tests performed using a lowspeed external clock source, and under ambient temperature and supply voltage conditions summarized in Table 15.

Table 33. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency		-	32.768	1000	KHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}	-	V _{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage	-	V _{SS}	-	0.3V _{DD}	V
t _{w(LSE)}	OSC32_IN high or low time		465	-	-	ns
t _{r(LSE)}	OSC32_IN rise or fall time		-	-	10	113
C _{IN(LSE)}	OSC32_IN input capacitance	-	-	0.6	-	pF
DuCy _(LSE)	Duty cycle	-	45	-	55	%
ΙL	OSC32_IN input leakage current	$V_{SS} \le V_{IN} \le V_{DD}$	-	-	±1	μΑ

^{1.} Guaranteed by design, not tested in production.




Figure 15. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 25 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 34. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization



time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	-	1	-	25	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
G _m	Maximum critical crystal transconductance	Startup	-	-	700	μA/V
t _{SU(HSE)} ⁽²⁾	Startup time	V _{DD} is stabilized	-	2	-	s

Table 34. HSE oscillator characteristics⁽¹⁾

For C_{L1} and C_{L2}, it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see Figure 16). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2}. PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2}. Refer to the application note Oscillator design guide for STM8AF/AL/S and STM32 microcontrollers (AN2867) available from the ST website www.st.com.

f_{HSE} to core C_{L1} OSC IN Consumption control Resonator STM32 OSC_OUT C_{L2} ai18235b

Figure 16. HSE oscillator circuit diagram

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 KHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 35. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization

^{1.} Guaranteed by design, not tested in production.

^{2.} Guaranteed by characterization results. t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Conditions⁽²⁾ Min⁽²⁾ Symbol Unit **Parameter** Тур Max LSE oscillator f_{LSE} 32.768 KHz frequency LSEDRV[1:0]=00 0.5 lower driving capability LSEDRV[1:0]= 01 0.75 medium low driving capability Maximum critical crystal G_{m} μA/V transconductance LSEDRV[1:0] = 10 1.7 medium high driving capability LSEDRV[1:0]=11 2.7 higher driving capability t_{SU(LSE)} Startup time V_{DD} is stabilized 2 s

Table 35. LSE oscillator characteristics⁽¹⁾

- 1. Guaranteed by design, not tested in production.
- 2. Refer to the note and caution paragraphs below the table.
- Guaranteed by characterization results, not tested in production. t_{SU(LSE)} is the startup time measured from
 the moment it is enabled (by software) to a stabilized 32.768 KHz oscillation is reached. This value is
 measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer. To
 increase speed, address a lower-drive quartz with a high- driver mode.

Note: For information on selecting the crystal, refer to the application note Oscillator design guide for STM8AF/AL/S and STM32 microcontrollers (AN2867) available from the ST website www.st.com.




Figure 17. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

57

DS12325 Rev 3

6.3.7 Internal clock source characteristics

The parameters given in Table 36 are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 15*.

High-speed internal 16 MHz (HSI16) RC oscillator


Table 36. 16 MHz HSI16 oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI16}	Frequency	V _{DD} = 3.0 V	-	16	-	MHz
TRIM ⁽¹⁾⁽²⁾	HSI16 user- trimmed resolution	Trimming code is not a multiple of 16	-	±0.4	0.7	
	tillilled resolution	Trimming code is a multiple of 16	-	-	±1.5	
		V _{DDA} = 3.0 V, T _A = 25 °C	-1 ⁽³⁾	-	1 ⁽³⁾	
	Accuracy of the factory-calibrated	V _{DDA} = 3.0 V, T _A = 0 to 55 °C	-1.5	-	1.5	%
ACC _{HSI16}		$V_{DDA} = 3.0 \text{ V}, T_{A} = -10 \text{ to } 70 ^{\circ}\text{C}$	-2	-	2	
(2)	HSI16 oscillator	$V_{DDA} = 3.0 \text{ V}, T_{A} = -10 \text{ to } 85 ^{\circ}\text{C}$	-2.5	-	2	
		V _{DDA} = 1.8 V to 3.6 V T _A = -40 to 85 °C	-5.45	-	3.25	
t _{SU(HSI16)} ⁽²⁾	HSI16 oscillator startup time	-	-	3.7	6	μs
I _{DD(HSI16)} ⁽²⁾	HSI16 oscillator power consumption	-	-	100	140	μΑ

The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

- 2. Guaranteed by characterization results, not tested in production.
- 3. Guaranteed by test in production.

Figure 18. HSI16 minimum and maximum value versus temperature



Low-speed internal (LSI) RC oscillator

Table 37. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽¹⁾	LCL oscillator froguency drift		38	56	KHz
D _{LSI} ⁽²⁾			-	4	%
t _{su(LSI)} ⁽³⁾	LSI oscillator startup time	-	-	200	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	400	510	nA

- 1. Guaranteed by test in production.
- 2. This is a deviation for an individual part, once the initial frequency has been measured.
- 3. Guaranteed by design, not tested in production.

Multi-speed internal (MSI) RC oscillator

Table 38. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	65.5	-	
		MSI range 1	131	-	KHz
		MSI range 2	262	-	IXI IZ
f _{MSI}	Frequency after factory calibration, done at V_{DD} = 3.3 V and T_A = 25 °C	MSI range 3	524	-	
	and the state of the state of	MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	
ACC _{MSI}	Frequency error after factory calibration	-	±0.5	-	%
D _{TEMP(MSI)} ⁽¹⁾	MSI oscillator frequency drift 0°C ≤ T _A ≤ 85°C	-	±3	-	%
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.8 V \leq V _{DD} \leq 3.6 V, T _A = 25 °C	-	-	2.5	%/V
		MSI range 0	0.75	-	
		MSI range 1	1	-	
		MSI range 2	1.5	-	
I _{DD(MSI)} ⁽²⁾	MSI oscillator power consumption	MSI range 3	2.5	-	μA
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15	-	



DS12325 Rev 3 61/92

Condition Unit **Symbol Parameter** Тур Max MSI range 0 30 MSI range 1 20 MSI range 2 15 _ MSI range 3 10 MSI range 4 6 MSI oscillator startup time μs t_{SU(MSI)} 5 MSI range 5 MSI range 6, Voltage range 1 3.5 and 2 MSI range 6, 5 Voltage range 3 MSI range 0 40 MSI range 1 20 10 MSI range 2 MSI range 3 4 2.5 MSI range 4 $t_{\text{STAB(MSI)}}^{(2)}$ MSI oscillator stabilization time μs MSI range 5 2 MSI range 6, Voltage range 1 2 and 2 MSI range 3, 3 Voltage range 3 Any range to

Table 38. MSI oscillator characteristics (continued)

MSI oscillator frequency overshoot

6.3.8 **PLL** characteristics

f_{OVER(MSI)}

The parameters given in Table 39 are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 15*.

Table 39. PLL characteristics

range 5

range 6

Any range to

Symbol	Parameter			Unit	
Symbol	raiametei	Min	Тур	Max ⁽¹⁾	Offic
	PLL input clock ⁽²⁾	2	-	24	MHz
T _{PLL_IN}	PLL input clock duty cycle	45	-	55	%

62/92 DS12325 Rev 3



4

6

MHz

^{1.} This is a deviation for an individual part, once the initial frequency has been measured.

^{2.} Guaranteed by characterization results, not tested in production.

Value **Symbol Parameter** Unit Max⁽¹⁾ Min Typ PLL output clock 2 32 MHz f_{PLL_OUT} PLL input = 16 MHz 115 160 **t**LOCK μs PLL VCO = 96 MHz Jitter Cycle-to-cycle jitter ± 600 ps Current consumption on V_{DDA} I_{DDA}(PLL) 450 220 μΑ I_{DD}(PLL) 120 150 Current consumption on V_{DD}

Table 39. PLL characteristics (continued)

6.3.9 Memory characteristics

RAM memory

Table 40. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode ⁽¹⁾	Stop mode (or reset)	1.8	-	-	V

Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

Flash memory and data EEPROM

Table 41. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DD}	Operating voltage Read / Write / Erase	-	1.8	-	3.6	V
+	Programming time for	Erasing	-	3.28	3.94	me
^T prog	word or half-page	Programming	-	3.28	3.94	ms
	Average current during the whole programming / erase operation		-	500	700	μΑ
I _{DD}	Maximum current (peak) during the whole programming / erase operation	T _A = 25 °C, V _{DD} = 3.6 V	-	1.5	2.5	mA

^{1.} Guaranteed by design, not tested in production.



DS12325 Rev 3 63/92

^{1.} Guaranteed by characterization results, not tested in production.

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL OUT}.

Symbol	Parameter	Conditions	Value	Unit	
Symbol	raiametei	Conditions	Min ⁽¹⁾	Oill	
N _{CYC} ⁽²⁾	Cycling (erase / write) Program memory	T _A = -40°C to 85 °C	10	kcycles	
INCYC.	Cycling (erase / write) EEPROM data memory	1440 C to 83 C	100	RCycles	
t _{RET} ⁽²⁾	Data retention (program memory) after 10 kcycles at T _A = 85 °C	T _{RET} = +85 °C	30	- years	
TRET (2)	Data retention (EEPROM data memory) after 100 kcycles at T _A = 85 °C	TRET = 100 C	30		

Table 42. Flash memory and data EEPROM endurance and retention

6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 43*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ **Symbol Parameter** Conditions Class $V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C},$ Voltage limits to be applied on any I/O pin to induce f_{HCLK} = 32 MHz 3B V_{FESD} a functional disturbance conforms to IEC 61000-4-2 Fast transient voltage burst limits to be applied $V_{DD} = 3.3 \text{ V}, T_{A} = +25 ^{\circ}\text{C},$ f_{HCLK} = 32 MHz through 100 pF on V_{DD} and V_{SS} pins to induce a V_{EFTB} 4Δ functional disturbance conforms to IEC 61000-4-4

Table 43. EMS characteristics



^{1.} Guaranteed by characterization results, not tested in production.

^{2.} Characterization is done according to JEDEC JESD22-A117.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring. See application note *Software techniques for improving microcontrollers EMC performance* (AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. frequency range (32 MHz voltage range 1)	Unit
		V -22V	0.1 to 30 MHz	-22	
9	Poak lovol	Peak level $V_{DD} = 3.3 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$ compliant with IEC 61967-2 130 MHz 130 MHz to 1GHz	-7	dΒμV	
S _{EMI}	reak level		130 MHz to 1GHz	-12	
		120 01907-2	SAE EMI Level	1	-

Table 44. EMI characteristics

6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.



DS12325 Rev 3 65/92

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A =+25 °C, conforming to ANSI/JEDEC JS-001	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1	C4	500	V

Table 45. ESD absolute maximum ratings

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 46. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +85 °C conforming to JESD78A	II level A

6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of $-5 \mu A/+0 \mu A$ range), or other functional failure (for example reset occurrence oscillator frequency deviation).

The test results are given in the *Table 47*.

57

^{1.} Guaranteed by characterization results, not tested in production.

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA ⁽¹⁾	
I _{INJ}	Injected current on PA0, PA4, PA5, PA11, PA12, PC15, PH0 and PH1	-5	0	mA
1140	Injected current on all FT pins	-5 ⁽²⁾	NA ⁽¹⁾	
	Injected current on any other pin	-5 ⁽²⁾	+5	

Table 47. I/O current injection susceptibility

6.3.13 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 48* are derived from tests performed under the conditions summarized in *Table 15*. All I/Os are CMOS and TTL compliant.

Symbol Parameter Conditions Min Max Unit Typ 0.3V_{DD} TC, FT, RST I/Os V_{IL} Input low level voltage $0.14V_{DD}^{(1)}$ BOOT0 pin All I/Os except Input high level voltage $0.7 V_{DD}$ V_{IH} BOOT0 pin V 10% V_{DD} Standard I/Os I/O Schmitt trigger V_{hys} voltage hysteresis (2) BOOT0 pin 0.01 $V_{SS} \le V_{IN} \le V_{DD}$ All I/Os except ±50 PA11, PA12 and BOOT0 pins $V_{SS} \le V_{IN} \le V_{DD}$ -50/+250nΑ PA11, PA12 pins Input leakage current I_{lkq} $V_{DD} \le V_{IN} \le 5 \text{ V AII}$ I/Os except PA11. 200 PA12 and BOOT0 pins $V_{DD} \le V_{IN} \le 5 \text{ V}$ PA11, PA12 and 10 μΑ BOOT0 pins Weak pull-up R_{PU} $V_{IN} = V_{SS}$ 25 45 65 kΩ equivalent resistor⁽⁵⁾

Table 48. I/O static characteristics

57/

DS12325 Rev 3 67/92

^{1.} Current injection is not possible.

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Table 48. I/O static characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	V _{IN} = V _{DD}	25	45	65	kΩ
C _{IO}	I/O pin capacitance	-	-	5	-	pF

- 1. Guaranteed by characterization, not tested in production
- Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results, not tested in production.
- 3. With a minimum of 200 mV. Guaranteed by characterization results, not tested in production.
- 4. The max. value may be exceeded if negative current is injected on adjacent pins.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

Figure 19. V_{IH}/V_{IL} versus VDD (CMOS I/Os)





Figure 20. V_{IH}/V_{IL} versus VDD (TTL I/Os)



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 15 mA with the non-standard V_{OL}/V_{OH} specifications given in *Table 49*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on V_{DD} , plus the maximum Run consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating $I_{VDD(\Sigma)}$ (see *Table 13*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS(Σ)} (see *Table 13*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 15*. All I/Os are CMOS and TTL compliant.

Table 49. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾ ,	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin	I_{IO} = +8 mA 2.7 V ≤ V_{DD} ≤ 3.6 V	V _{DD} - 0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾ , $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	0.4	
V _{OH} (3)(4)	Output high level voltage for an I/O pin	TTL port ⁽²⁾ , $I_{IO} = -6mA$ 2.7 V \leq V _{DD} \leq 3.6 V	2.4	-	V
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I_{IO} = +15 mA 2.7 V ≤ V_{DD} ≤ 3.6 V	-	1.3	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	$I_{IO} = -15 \text{ mA}$ 2.7 V \le V _{DD} \le 3.6 V	V _{DD} - 1.3	-	
V _{OL} ⁽¹⁾⁽⁴⁾	Output low level voltage for an I/O pin	I_{IO} = +4 mA 1.8 V ≤ V_{DD} ≤ 3.6 V	-	0.45	
V _{OH} ⁽³⁾⁽⁴⁾	Output high level voltage for an I/O pin	$I_{IO} = -4 \text{ mA}$ 1.8 V \le V_{DD} \le 3.6 V	V _{DD} - 0.45	-	

The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 13*.
The sum of the currents sunk by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ∑I_{IO(PIN)}.

4. Guaranteed by characterization results, not tested in production.



DS12325 Rev 3 69/92

^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 13. The sum of the currents sourced by all the I/Os (I/O ports and control pins) must always be respected and must not exceed ΣI_{IO(PIN)}.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 21* and *Table 50*, respectively.

Unless otherwise specified, the parameters given in $Table\ 50$ are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in $Table\ 15$.

Table 50. I/O AC characteristics⁽¹⁾⁽²⁾

OSPEEDRx [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max ⁽³⁾	Unit
	f _{max(IO)out}	Maximum frequency ⁽⁴⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	ı	400	KHz
00			C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	ı	100	
	t _{f(IO)out} t _{r(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	ı	125	ns
			C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	i	320	
	f _{max(IO)out}	Maximum frequency ⁽⁴⁾	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	2	· MHz
01			C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	0.6	
	$\begin{array}{c c} t_{f(IO)out} \\ t_{r(IO)out} \end{array} \ \ Output \ rise \ and \ fall \ time \\$	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	30	
		Output rise and fair time	C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	i	65	
	F _{max(IO)out} Maximum frequency ⁽⁴⁾	Maximum fraguanou(4)	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	ı	10	MHz
10		Waximum requercy	C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	2	1011 12
10	t _{f(IO)out} t _{r(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V	-	13	ns
			C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	28	113

OSPEEDRx [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max ⁽³⁾	Unit
	F _{max(IO)out}	Maximum frequency ⁽⁴⁾	C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V	-	35	- MHz
11			C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	10	
	t _{f(IO)out} t _{r(IO)out}	Output rise and fall time	C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V	-	6	ne
			C _L = 50 pF, V _{DD} = 1.8 V to 2.7 V	-	17	ns
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller	-	8	1	ns

Table 50. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

- The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the line reference manual for a
 description of GPIO Port configuration register.
- 2. BOOT0/PB9 maximum input frequency is 10 KHz (1.8 V < V_{DD} < 2.7 V) and 5 MHz (2.7 V < V_{DD} < 3.6 V).
- 3. Guaranteed by design. Not tested in production.
- 4. The maximum frequency is defined in Figure 21.




Figure 21. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU}, except when it is internally driven low (see *Table 51*).

Unless otherwise specified, the parameters given in *Table 51* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 15*.

577

DS12325 Rev 3 71/92

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	-	-	-	0.3V _{DD}	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	0.39V _{DD} + 0.59	-	-	V
V _{OL(NRST)} ⁽¹⁾	NRST output low level voltage	I _{OL} = 2 mA 2.7 V < V _{DD} < 3.6 V	-	-	0.4	
		I _{OL} = 1.5 mA 1.8 V < V _{DD} < 2.7 V	-	1	0.4	
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	-	-	10%V _{DD} ⁽²⁾	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	V _{IN} = V _{SS}	25	45	65	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	50	ns
V _{NF(NRST)} ⁽¹⁾	NRST input not filtered pulse	-	350	-	-	ns

Table 51. NRST pin characteristics

- 1. Guaranteed by design, not tested in production.
- 2. 200 mV minimum value
- The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.




Figure 22. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The external capacitor must be placed as close as possible to the device.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 51. Otherwise the reset will not be taken into account by the device.

6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 52* are values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 15: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.



Table 52. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V_{DDA}	Analog supply voltage for	-	-	-	3.6	V	
V DDA	ADC ON	-	1.8 ⁽¹⁾	-	3.6	v	
I _{DDA (ADC)}	Current consumption of the	1.14 Msps	-	200	-		
	ADC on V _{DDA}	10 ksps	-	40	-	μA	
	Current consumption of the	1.14 Msps	-	70	-	μΛ	
	ADC on V _{DD} ⁽²⁾	10 ksps	ı	1	-		
		Voltage scaling Range 1	0.14	-	16	MHz	
f_{ADC}	ADC clock frequency	Voltage scaling Range 2	0.14	-	8		
		Voltage scaling Range 3	0.14	-	4		
f _S ⁽³⁾	Sampling rate	-	0.01	-	1.14	MHz	
f _{TRIG} ⁽³⁾	External trigger frequency	f _{ADC} = 16 MHz, 16-bit resolution	-	-	941	KHz	
		-	=	-	17	1/f _{ADC}	
V_{AIN}	Conversion voltage range	-	0	-	V_{DDA}	V	
R _{AIN} ⁽³⁾	External input impedance	See Equation 1 and Table 53 for details	-	-	50	kΩ	
R _{ADC} ⁽³⁾⁽⁴⁾	Sampling switch resistance	-	-	-	1	kΩ	
C _{ADC} ⁽³⁾	Internal sample and hold capacitor	-	-	-	8	pF	
t _{CAL} ⁽³⁾	Calibration time	f _{ADC} = 16 MHz	5.2			μs	
rCAL, ,	Calibration time	-	83			1/f _{ADC}	
	ADC_DR register write latency	ADC clock = HSI16	1.5 ADC cycles + 2 f _{PCLK} cycles	-	1.5 ADC cycles + 3 f _{PCLK} cycles	-	
W _{LATENCY}		ADC clock = PCLK/2	-	4.5	-	f _{PCLK} cycle	
		ADC clock = PCLK/4	-	8.5	-	f _{PCLK} cycle	
	Trigger conversion latency	$f_{ADC} = f_{PCLK}/2 = 16 \text{ MHz}$	0.266			μs	
t _{latr} ⁽³⁾		f _{ADC} = f _{PCLK} /2	8.5		1/f _{PCLK}		
		$f_{ADC} = f_{PCLK}/4 = 8 \text{ MHz}$	0.516			μs	
		f _{ADC} = f _{PCLK} /4	16.5		1/f _{PCLK}		
		f _{ADC} = f _{HSI16} = 16 MHz	0.252	-	0.260	μs	
Jitter _{ADC}	ADC jitter on trigger conversion	f _{ADC} = f _{HSI16}	-	1	-	1/f _{HSI16}	
. (3)	Compling time	f _{ADC} = 16 MHz	0.093	-	10.03	μs	
t _S ⁽³⁾	Sampling time	-	1.5	-	239.5	1/f _{ADC}	



DS12325 Rev 3 73/92

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{STAB} (3)	Power-up time	-	0	0	1	μs
	Total conversion time	f _{ADC} = 16 MHz	0.875	-	10.81	μs
t _{ConV} ⁽³⁾	(including sampling time)	-	14 to 173 (t _S fo successive app			1/f _{ADC}

Table 52. ADC characteristics (continued)

- 1. V_{DDA} minimum value can be decreased in specific temperature conditions. Refer to *Table 53:* R_{AIN} *max for* f_{ADC} = 16 MHz.
- 2. A current consumption proportional to the APB clock frequency has to be added Refer to *Table 29: Peripheral current consumption in run or Sleep mode*.
- 3. Guaranteed by design, not tested in production.
- 4. Standard channels have an extra protection resistance which depends on supply voltage. Refer to Table 53: R_{AIN} max for f_{ADC} = 16 MHz.

Equation 1: R_{AIN} max formula

$$R_{AIN} < \frac{T_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The presented formula above (*Equation 1*) is a representation of an hypothetical ideal ADC and illustrates how the parameters influence each other. It is not to be used for computation of actual values.

Table 53. R_{AIN} max for $f_{ADC} = 16 \text{ MHz}^{(1)}$

T _s (cycles)	t. (ue)	R _{AIN} max for fast	R_{AIN} max for standard channels (k Ω)			(kΩ)
I _S (Cycles)	t _S (µs)	channels (kΩ)	V _{DD} > 2.7 V	V _{DD} > 2.4 V	V _{DD} > 2.0 V	V _{DD} > 1.8 V
1.5	0.09	0.5	< 0.1	NA	NA	NA
3.5	0.22	1	0.2	< 0.1	NA	NA
7.5	0.47	2.5	1.7	1.5	< 0.1	NA
12.5	0.78	4	3.2	3	1	NA
19.5	1.22	6.5	5.7	5.5	3.5	NA
39.5	2.47	13	12.2	12	10	NA
79.5	4.97	27	26.2	26	24	< 0.1
160.5	10.03	50	49.2	49	47	32

1. Guaranteed by design.

57

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ET	Total unadjusted error		-	2	4	
EO	Offset error		-	1	2.5	
EG	Gain error		-	1	2	LSB
EL	Integral linearity error		-	1.5	2.5	
ED	Differential linearity error		-	1	1.5	
	Effective number of bits	1.8 V < V _{DDA} < 3.6 V,	10.2	11	-	
ENOB	Effective number of bits (16-bit mode oversampling with ratio =256) ⁽⁴⁾	Range 1, 2 and 3	11.3	12.1	-	bits
SINAD	Signal-to-noise distortion		62	67.8	-	
	Signal-to-noise ratio		63	68	-	
SNR	Signal-to-noise ratio (16-bit mode oversampling with ratio =256) ⁽⁴⁾		70	76	-	dB
THD	Total harmonic distortion		-	-81	-68.5	

Table 54. ADC accuracy⁽¹⁾⁽²⁾⁽³⁾

- 1. ADC DC accuracy values are measured after internal calibration.
- 2. ADC accuracy vs. negative current injection: Injecting negative current on any of the standard (non-robust) analog input pins must be avoided as it significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins that may potentially inject negative current.
 - Any positive current injection within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 6.3.12 does not affect the ADC accuracy.
- 3. Better performance may be achieved in restricted V_{DDA}, frequency and temperature ranges.
- 4. This number is obtained by the test board without additional noise, resulting in non-optimized value for oversampling mode.




Figure 23. ADC accuracy characteristics

DS12325 Rev 3 75/92




Figure 24. Typical connection diagram using the ADC

- 1. Refer to Table 52: ADC characteristics for the values of RAIN, RADC and CADC.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value downgrades conversion accuracy. To remedy this, f_{ADC} must be reduced.

6.3.16 Timer characteristics

TIM timer characteristics

The parameters given in the *Table 55* are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 55. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
t	Timer resolution time	-	1	-	t _{TIMxCLK}
^t res(TIM)	Timer resolution time	f _{TIMxCLK} = 32 MHz	31.25	-	ns
f	Timer external clock frequency on	-	0	f _{TIMxCLK} /2	MHz
f _{EXT}	CH1 to CH4	f _{TIMxCLK} = 32 MHz	0	16	MHz
Res _{TIM}	Timer resolution	-	-	16	bit
	16-bit counter clock period when	-	1	65536	t _{TIMxCLK}
t _{COUNTER}	internal clock is selected (timer's prescaler disabled)	f _{TIMxCLK} = 32 MHz	0.0312	2048	μs
t	Maximum possible count	-	-	65536 × 65536	t _{TIMxCLK}
^t MAX_COUNT	iviaximum possible count	f _{TIMxCLK} = 32 MHz	_	134.2	s

1. TIMx is used as a general term to refer to the TIM2, TIM21 and TIM22 timers.

577

6.3.17 Communications interfaces

I²C interface characteristics

The I^2C interface meets the timings requirements of the I^2C -bus specification and user manual rev. 03 for standard-mode (Sm) with a bit rate up to 100 kbit/s.

The I²C timing requirements are guaranteed by design when the I²C peripheral is properly configured (refer to the reference manual for details) and when the I2CCLK frequency is greater than 2 MHz. The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and VDDIOx is disabled, but is still present.

All I²C SDA and SCL I/Os embed an analog filter (see *Table 56* for the analog filter characteristics).

Table 56. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
		Range 1		100 ⁽³⁾	
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	Range 2	50 ⁽²⁾	-	ns
	and a management	Range 3		-	

- 1. Guaranteed by characterization results.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{\text{AF}(\text{max})}$ are not filtered



DS12325 Rev 3 77/92

SPI characteristics

Unless otherwise specified, the parameters given in the following tables are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 15*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 57. SPI characteristics in voltage Range 1 (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode			16	
		Slave mode receiver] -	-	16	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode transmitter 1.71 < V _{DD} < 3.6V	-	-	12 ⁽²⁾	MHz
		Slave mode transmitter 2.7 < V _{DD} < 3.6V	-	-	16 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk - 2	Tpclk	Tpclk + 2	
t _{su(MI)}	Data input actus time	Master mode	3	-	-	
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	3.5	-	-	
t _{h(SI)}	Data iriput riolu time	Slave mode	0	-	-	ns
t _{a(SO}	Data output access time	Slave mode	15	-	36	
t _{dis(SO)}	Data output disable time	Slave mode	10	-	30	
+		Slave mode, 1.71 < V _{DD} < 3.6V	-	14	35	
t _{v(SO)}	Data output valid time	Slave mode, 2.7 < V _{DD} < 3.6V	-	14	20	
t _{v(MO)}		Master mode	-	4	6	
t _{h(SO)}	Data output hold time	Slave mode	10	-	-	
t _{h(MO)}	Data output hold time	Master mode	3	-	-	

^{1.} Guaranteed by characterization results, not tested in production.

577

^{2.} The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.

Table 58. SPI characteristics in voltage Range 2 (1)

Symbol	Parameter	Conditions		Тур	Max	Unit
		Master mode			8	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave mode transmitter 1.8 V < V _{DD} < 3.6 V	-	-	8	MHz
···C(SCK)		Slave mode transmitter 2.7 V < V _{DD} < 3.6 V			8 ⁽²⁾	
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2Tpclk	-	-	
$t_{w(SCKH)} \ t_{w(SCKL)}$	SCK high and low time	Master mode	Tpclk - 2	Tpclk	Tpclk + 2	
t _{su(MI)}	Data input setup time	Master mode	3	-	-	
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	6	-	-	
t _{h(SI)}	Data input hold time	Slave mode	2	-	-	ns
t _{a(SO}	Data output access time	Slave mode	18	-	52	
t _{dis(SO)}	Data output disable time	Slave mode	12	-	42	
t _{v(SO)}	Data output valid time	Slave mode	-	16	33	
*V(SU)	zata oatpat vana timo	Master mode	-	4	6	
t _{v(MO)}	Data output hold time	Slave mode	11	-	-	
t _{h(SO)}	Data output noid time	Master mode	3	-	-	

^{1.} Guaranteed by characterization results, not tested in production.

^{2.} The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.

Table 59. SPI characteristics in voltage Range 3 ⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{SCK}	CDI alaak fraguanay	Master mode			2	MHz
1/t _{c(SCK)}	SPI clock frequency	Slave mode	-	-	2 ⁽²⁾	IVIHZ
Duty _(SCK)	Duty cycle of SPI clock frequency	Slave mode	30	50	70	%
t _{su(NSS)}	NSS setup time	Slave mode, SPI presc = 2	4Tpclk	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI presc = 2	2Tpclk	-	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode	Tpclk - 2	Tpclk	Tpclk + 2	
t _{su(MI)}	Data input setup time	Master mode	3	-	-	
t _{su(SI)}	Data input setup time	Slave mode	3	-	-	
t _{h(MI)}	Data input hold time	Master mode	16	-	-	
t _{h(SI)}	Data input noid time	Slave mode	14	-	-	ns
t _{a(SO}	Data output access time	Slave mode	30	-	70	
t _{dis(SO)}	Data output disable time	Slave mode	40	-	80	
t _{v(SO)}	Data output valid time	Slave mode	-	26.5	47	
*V(SO)	Bata output valid time	Master mode	-	4	6	
t _{v(MO)}	Data output hold time	Slave mode	20	-	-	
t _{h(SO)}	Data output noid time	Master mode	3	-	-	

^{1.} Guaranteed by characterization results, not tested in production.

577

^{2.} The maximum SPI clock frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$ which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty_(SCK) = 50%.






Figure 25. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.




Figure 27. SPI timing diagram - master mode⁽¹⁾


1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

57

7 Package information

In order to meet environmental requirements, ST offers the STM32L010K8/R8 in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at www.st.com. ECOPACK is an ST trademark.

7.1 LQFP32 package information



1. Drawing is not to scale.




DS12325 Rev 3 83/92

Table 60. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package mechanical data

Cumbal		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min Typ		Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.300	0.370	0.450	0.0118	0.0146	0.0177
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.600	-	-	0.2205	-
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.600	-	-	0.2205	-
е	-	0.800	-	-	0.0315	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.100	_	_	0.0039

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 29. LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

Device marking for LQFP32

Figure 30 gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks depending on supply-chain operations, are not indicated below.

Product identification⁽¹⁾

Date code

Y WW

Revision code

MSv48138V1

Figure 30. LQFP32 marking example (package top view)

 Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



DS12325 Rev 3 85/92

LQFP64 package information 7.2

SEATING PLANE С 0.25 mm GAUGE PLANE □ ccc C D D1 D3 33 32 E3 П Ш PIN 1 IDENTIFICATION 5W_ME_V3

Figure 31. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline

1. Drawing is not to scale.

Table 61. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-
E3	-	7.500	-	-	0.2953	-

DS12325 Rev 3

Downloaded from Arrow.com.


86/92

Table 61. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min Typ		Max
е	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 32. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package recommended footprint



1. Dimensions are expressed in millimeters.

5//

DS12325 Rev 3 87/92

Device marking for LQFP64

Figure 33 gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks depending on supply-chain operations, are not indicated below.

Product identification⁽¹⁾

STM32L

Date code

Y W W

Revision code

MSv48139V1

Figure 33. LQFP64 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.3 Thermal characteristics

The maximum chip-junction temperature, T_J max, in $^{\circ}$ C, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C
- Θ_{JA} is the package junction-to-ambient thermal resistance in °C/W
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O}$$
 max= $\Sigma(V_{OL} \times I_{OL}) + \Sigma((V_{DD} - V_{OH}) \times I_{OH})$,

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.



Table 62. Thermal characteristics

symbol	Thermal resistance junction-ambient	Value	Unit
	LQFP32 - 7 x 7 mm / 0.8 mm pitch	57	°C/W
Θ_{JA}	LQFP64 10 x 10 mm, 0.5 mm pitch	45	C/VV


Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



DS12325 Rev 3 89/92

8 Ordering information



TR = tape and reel

No character = tray or tube

For a list of available options (such as speed, package) or for further information on any aspect of this device, contact the nearest ST sales office.

57/

9 Revision history

Table 63. Document revision history

Date	Revision	Changes
8-Dec-2017	1	Initial release.
3-Sep-2018	2	Updated Introduction.
7-Aug-2019	3	Updated: - Figure 1: STM32L010K8/R8 block diagram - Table 3: Functionalities depending on the working mode (from Run/active down to Standby) - Table 29: Peripheral current consumption in run or Sleep mode - Device marking section



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved