




### **Table 1. Basic Functions of PT7C4311**

Item		Function		PT7C4311
		Source: Crystal: 3	32.768kHz	$\sqrt{}$
1	Oscillator	Oscillator enable/	disable	V
		Oscillator fail det	ect	-
		Time display	12-hour	-
2	Time	Time display	24-hour	V
2	Time	Century bit		V
		Time count chain enable/disable		-
3	Programmable squ	are wave output (H	z)	512Hz
4	Programmable high	h/low level output		V
5	Communication	2-wire I <sup>2</sup> C bus		V
6	RAM			56×8
7	Battery backup			V
8	Clock calibration			V





**Pin Configuration** 



**Pin Description** 

Pin no.	Pin	Type	Description
1	X1	I	Oscillator Circuit Input. Together with X1, 32.768kHz crystal is connected between them. Or external clock input.
2	X2	0	Oscillator Circuit Output. Together with X1, 32.768kHz crystal is connected between them.
3	VBAT	P	<b>Battery Supply Voltage.</b> When $V_{CC} > V_{SO}^{-1}$ , VCC will power the IC. While $V_{CC} < V_{SO}^{-1}$ , VBAT will power the IC.
4	GND	P	Ground.
5	SDA	I/O	<b>Serial Data Input/Output.</b> SDA is the input/output pin for the 2-wire serial interface. The SDA pin is open-drain output and requires an external pull-up resistor.
6	SCL	I	<b>Serial Clock Input.</b> SCL is used to synchronize data movement on the I <sup>2</sup> C serial interface.
7	FT/OUT	О	<b>Frequency Test / Output Driver.</b> Open drain. 512Hz output when Frequency Test is selected. Output DC level by register selection. Frequency Test is prior.
8	VCC	P	<b>Supply Voltage.</b> When $V_{CC} > V_{SO}^{-1}$ , VCC will power the IC. While $V_{CC} < V_{SO}^{-1}$ , VBAT will power the IC.

Note: 1. V<sub>SO</sub>: Battery Back-up Switchover Voltage





### **Maximum Ratings**

Storage Temperature	55°Cto +125°C
Supply Voltage to Ground Potential (Vcc to GND)	0.3V to +7.0V
DC Input (All Other Inputs except Vcc & GND)	0.3V to +7.0V
DC Output Voltage	0.3V to +7.0V
Power Dissipation	250mW
Output Current	
Junction Temperature	125°C max

#### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Recommended Operating Conditions** 

Symbol	Description	Min	Type	Max	Unit
	Timing data and RAM data maintaining voltage	1.2	-	5.5	
	Timing data writing voltage	1.5	-	5.5	
$V_{CC}$	Timing data reading voltage	1.5	-	5.5	
	RAM data writing voltage	3.0	-	5.5	V
	RAM data reading voltage	1.5	-	5.5	
$V_{\mathrm{IH}}$	Input high level	0.7 V <sub>CC</sub>	-	V <sub>CC</sub> +0.3	
$V_{\rm IL}$	Input low level	-0.3	-	0.3 V <sub>CC</sub>	
$T_A$	Operating temperature	-40	-	85	$^{\circ}$







### **DC Electrical Characteristics**

(Unless otherwise specified,  $V_{CC} = 1.5 \sim 5.5 \text{ V}$ ,  $T_A = -40 \, ^{\circ}\text{C}$  to  $+85 \, ^{\circ}\text{C}$ .)

Sym.	Description	Pin	Condition	Min	Тур	Max	Unit
	Timing data and RAM data maintaining voltage	VCC	-	1.2	-	5.5	
W	Timing data writing voltage	VCC	-	1.5	-	5.5	V
$V_{CC}$	Timing data reading voltage	VCC	-	1.5	-	5.5	٧
	RAM data writing voltage	VCC	-	3.0	-	5.5	
	RAM data reading voltage	VCC		1.5	-	5.5	
$V_{BAT}^{-1}$	Supply voltage	VBAT	-	2.0	3	$3.5^{6}$	V
V <sub>SO</sub> <sup>2</sup>	Battery Back-up Switchover Voltage <sup>3,4</sup>	-	-	V <sub>BAT</sub> - 0.80	V <sub>BAT</sub> - 0.50	$V_{\rm BAT} - 0.30^5$	V
$I_{CC}$	Current consumption	VCC	Switch freq. = 400kHz	-	70	150	μΑ
$I_{ST}$	Standby current	VCC	SDA, SCL = $V_{CC} - 0.3V$	-	25	80	μΑ
$I_{BAT}$	Current consumption	VBAT	OSC on, $V_{CC} = 0V$ , $V_{BAT} = 3V$ , $T_A=25$ °C	-	300	800	nA
$V_{\rm IL}$	Low-level input voltage	-	-	-0.3	-	$0.3V_{CC}$	V
$V_{IH}$	High-level input voltage	-	-	$0.7V_{CC}$	-	V <sub>CC</sub> +0.5	٧
	Low-level output voltage	SDA	$I_{OL} = 3mA$	-	-	0.4	
V <sub>OL</sub>	Pull-up Supply voltage (Open drain)	FT/ OUT	-	-	-	5.5	V
$I_{IL}$	Input leakage current	SCL	$0 < V_{IN} < V_{CC}$	-	-	±1	μΑ
$I_{OZ}$	Output current when OFF	SDA	0 <v<sub>OUT<v<sub>CC</v<sub></v<sub>	-	-	±1	μΑ

#### Note:

- 1. After switchover (V  $_{SO}$  ), V  $_{BAT}$  (min) can be 2.0V for crystal with  $R_S\!=\!\!40k\Omega.$
- 2. Switch-over and deselect point.
- 3. Valid for Ambient Operating Temperature:  $T_A = -40$  to 85 °C;  $V_{CC} = 2.0$  to 5.5V (except where noted). VCC fall time should not exceed 5 mV/ $\mu$ s.
- 4. All voltages referenced to GND.
- 5. In 3.3V application, if initial battery voltage is  $\geq$  3.4V, it may be necessary to reduce battery voltage (i.e., through wave soldering the battery) in order to avoid inadvertent switchover/reselection for VCC 10% operation.
- 6. For rechargeable backup,  $V_{BAT}$  (max) may be considered to be  $V_{CC}$ .








# **AC Electrical Characteristics**


Sym	Description	Value	Unit
$V_{\mathrm{HM}}$	Rising and falling threshold voltage high	$0.8~\mathrm{V_{CC}}$	V
$V_{ m HL}$	Rising and falling threshold voltage low	$0.2~\mathrm{V_{CC}}$	V



### **Over the Operating Range**

Crombal	Item	STAND I	Mode (I <sup>2</sup> C)	FAST M	Unit	
Symbol	nem	Min.	Max.	Min.	Max.	Omi
$f_{SCL}$	SCL clock frequency	-	100	-	400	kHz
$t_{SU;STA}$	START condition set-up time	4.7	-	0.6	=	μs
t <sub>HD;STA</sub>	START condition hold time	4.0	-	0.6	-	μs
$t_{SU;DAT}$	Data set-up time (RTC read/write)	250	-	100	-	ns
t <sub>HD;DAT</sub>	Data hold time (RTC read/write)	0	-	0	0.9	us
$t_{\rm SU;STO}$	STOP condition setup time	4.0	-	0.6	-	μs
$t_{\mathrm{BUF}}$	Bus idle time between a START and STOP condition	4.7	-	1.3	-	μs
$t_{LOW}$	When SCL = "L"	4.7	-	1.3	-	μs
t <sub>HIGH</sub>	When SCL = "H"	4.0	-	0.6	-	μs
t <sub>r</sub>	Rise time for SCL and SDA	-	1.0	20+0.1C <sub>B</sub>	0.3	μs
$t_{\rm f}$	Fall time for SCL and SDA	-	0.3	20+0.1C <sub>B</sub>	0.3	μs
$C_B$	Capacitance load for each bus line	0	400	0	400	pF


### **Timing Diagram**







# **Recommended Layout for Crystal**



**Built-in Capacitors Specifications and Recommended External Capacitors** 

Parameter		Symbol	Тур	Unit
Duild in compositors	X1 to GND	$C_{G}$	18	pF
Build-in capacitors	X2 to GND	$C_D$	18	pF
Recommended External	X1 to GND	$C_1$	8	pF
capacitors	X2 to GND	$C_2$	8	pF

**Note**: The frequency of crystal can be optimized by external capacitor  $C_1$  and  $C_2$ , for frequency=32.768Hz,  $C_1$  and  $C_2$  should meet the equation as below:

 $Cpar + [(C_1 + C_G)*(C_2 + C_D)]/[(C_1 + C_G) + (C_2 + C_D)] = C_L$ 

Cpar is all parasitical capacitor between X1 and X2.

C<sub>L</sub> is crystal's load capacitance.

### **Crystal Specifications**

Parameter	Symbol	Min	Тур	Max	Unit
Nominal Frequency	$f_{O}$	=	32.768	=	kHz
Series Resistance	ESR	=	=	70	kΩ
Load Capacitance	$C_{L}$	-	12.5	-	pF





### **Function Description**

#### **Overview of Functions**

#### 1. Clock function

CPU can read or write data including the year (last two digits), month, date, day, hour, minute, and second. Any (two-digit) year that is a multiple of 4 is treated as a leap year and calculated automatically as such until the year 2100.

#### 2. Interface with CPU

2-wire I<sup>2</sup>C interface. The PT7C4311 continually monitors  $V_{CC}$  for an out of tolerance condition. Should  $V_{CC}$  fall below  $V_{SO}$ , the device terminates an access in progress and resets the device address counter. Inputs to the device will not be recognized at this time to prevent erroneous data from being written to the device from an out of tolerance system. When  $V_{CC}$  falls below  $V_{SO}$ , the device automatically switches from battery to  $V_{CC}$  at  $V_{SO}$  and recognizes inputs.

#### 3. Oscillator enable/disable

Oscillator and time count chain can be enabled or disabled at the same time by ST bit.

#### 4. Calibration function

With the calibration bits properly set, accuracy PT7C4311 can be improved to better than ±2 ppm at 25°C.

#### Registers

#### 1. Allocation of registers

Addr.	Function	Register definition								
(hex) *1	Function	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
00	Seconds (00-59)	ST <sup>*2</sup>	S40	S20	S10	S8	S4	S2	S1	
01	Minutes (00-59)	×	M40	M20	M10	M8	M4	M2	M1	
02	Hours (00-23)	CEB*3	CB*3	H20	H10	Н8	H4	H2	H1	
03	Days of the week (01-07)	×	×	×	×	×	W4	W2	W1	
04	Dates (01-31)	×	×	D20	D10	D8	D4	D2	D1	
05	Months (01-12)	×	×	×*8	MO10	MO8	MO4	MO2	MO1	
06	Years (00-99)	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1	
07	Control*8	OUT*4	FT*5	S*6		(	Calibration*7			
08~3F	RAM									

### Caution points:

- \*1. PT7C4311 uses 6 bits for address. That is if write data to 41H, the data will be written to 01H address register.
- \*2. Stop bit. When this bit is set to 1, oscillator and time count chain are both stopped.
- \*3. CEB: Century Enable Bit. CB: Century Bit.
- \*4. Control FT/OUT pin output DC level when 512Hz square wave is disabled.
- \*5. Frequency Test. 512Hz square wave output is enabled at FT/OUT pin, which is using for frequency test.
- \*6. Sign Bit. "1" indicates positive calibration; "0" indicates negative calibration.
- \*7. Using for modifying count frequency. If 20ppm is wanted to slow down the count frequency, 10 (01010) should be loaded.
- \*8. Initialize the control and status register to 10000000 if calibration function is not required.







2. Control and status register

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
07	Control	OUT	FT	S	Calibration				
07	(default)	1	0	1	Undefined	Undefined	Undefined	Undefined	Undefined

#### a) OUT

• **OUT:** Set pin 7 output DC level..

OUT	Data	Description					
Read / Write	1	Set high level at pin 7. Default					
Read / Wille	0	Set low level at pin 7.					

#### b) 512Hz output

• **FT:** 512Hz square wave output Enable bit, using for Frequency Test.

FT	Data	Description	
Read / Write	0	Disable 512Hz output at pin 7.	Default
Read / Wille	1	Enable 512Hz output at pin 7.	

#### c) Calibration bits


• S: Sign bit.

S	Data	Description	
Read / Write	1	Indicate positive calibration.	Default
Read / Wille	0	Indicate negative calibration.	


#### Calibration:

Calibration occurs within a 64minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on. Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768Hz, each of the 31 increments in the Calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

For example, a reading of 512.01024Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (XX001010) to be loaded into the Calibration Byte for correction.









#### 3. Time Counter

Time digit display (in BCD code):

- Second digits: Range from 00 to 59 and carried to minute digits when incremented from 59 to 00.
- Minute digits: Range from 00 to 59 and carried to hour digits when incremented from 59 to 00.
- Hour digits: See description on the /12, 24 bit. Carried to day and day-of-the-week digits when incremented from 11 p.m. to 12 a.m. or 23 to 00.

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
00	Seconds	ST	S40	S20	S10	S8	S4	S2	S1
	(default)	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
01	Minutes	×*2	M40	M20	M10	M8	M4	M2	M1
	(default)	0	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
02	Hours (default)	CEB*3	CB*3	H20 Undefined	H10 Undefined	H8 Undefined	H4 Undefined	H2 Undefined	H1 Undefined

<sup>\*</sup> Note 1: ST bit: Stop oscillation and time count chain.

### 4. Days of the week Counter

The day counter is a divide-by-7 counter that counts from 01 to 07 and up 07 before starting again from 01. Values that correspond to the day of week are user defined but must be sequential (i.e., if 1 equals Sunday, then 2 equals Monday, and so on). Illogical time and date entries result in undefined operation.

Add (hex	Description	D7	D6	D5	D4	D3	D2	D1	D0
03	Days of the week	×	×	×	×	×	W4	W2	W1
03	(default)	Undefined							

### 5. Calendar Counter

The data format is BCD format.

• Day digits: Range from 1 to 31 (for January, March, May, July, August, October and December).

Range from 1 to 30 (for April, June, September and November).

Range from 1 to 29 (for February in leap years).

Range from 1 to 28 (for February in ordinary years).

Carried to month digits when cycled to 1.

- Month digits: Range from 1 to 12 and carried to year digits when cycled to 1.
- Year digits: Range from 00 to 99 and 00, 04, 08, ..., 92 and 96 are counted as leap years.

Addr. (hex)	Description	D7	D6	D5	D4	D3	D2	D1	D0
04	Dates (01-31)	×	×	D20	D10	D8	D4	D2	D1
	(default)	Undefined							
05	Months (01-12)	×	×	×	M10	M8	M4	M2	M1
03	(default)	Undefined							
06	Years (00-99)	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1
00	(default)	Undefined							

<sup>\*</sup> Note 2: Do not care.

<sup>\*</sup> Note 3: Century Enable Bit and Century Bit.





#### **Communication**

#### 1. I<sup>2</sup>C Bus Interface

#### a) Overview of I<sup>2</sup>C-BUS

The I<sup>2</sup>C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data signals, acknowledge signals, and so on. Both the SCL and SDA signals are held at high level whenever communications are not being performed. The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level. During data transfers, data changes that occur on the SDA line are performed while the SCL line is at low level, and on the receiving side the data is captured while the SCL line is at high level. In either case, the data is transferred via the SCL line at a rate of one bit per clock pulse. The I<sup>2</sup>C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device and the receiving device responds to communications only when its slave address matches the slave address in the received data.

#### b) System Configuration

All ports connected to the  $I^2C$  bus must be either open drain or open collector ports in order to enable AND connections to multiple devices.

SCL and SDA are both connected to the VDD line via a pull-up resistance. Consequently, SCL and SDA are both held at high level when the bus is released (when communication is not being performed).




Fig.1 System configuration



### c) Starting and Stopping I<sup>2</sup>C Bus Communications




Fig.2 Starting and stopping on I<sup>2</sup>C bus

START condition, repeated START condition, and STOP condition

- START condition
  - SDA level changes from high to low while SCL is at high level
- STOP condition
  - SDA level changes from low to high while SCL is at high level
- Repeated START condition (RESTART condition)

In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.


#### d) Data Transfers and Acknowledge Responses during I<sup>2</sup>C-BUS Communication

#### Data transfers

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition.

The address auto increment function operates during both write and read operations.

Updating of data on the transmitter (transmitting side)'s SDA line is performed while the SCL line is at low level. The receiver (receiving side) captures data while the SCL line is at high level.



\*Note: with caution that if the SDA data is changed while the SCL line is at high level, it will be treated as a START, RESTART, or STOP condition.








#### Data acknowledge response (ACK signal)

When transferring data, the receiver generates a confirmation response (ACK signal, low active) each time an 8-bit data segment is received. If there is no ACK signal from the receiver, it indicates that normal communication has not been established. (This does not include instances where the master device intentionally does not generate an ACK signal.)

Immediately after the falling edge of the clock pulse corresponding to the 8th bit of data on the SCL line, the transmitter releases the SDA line and the receiver sets the SDA line to low (= acknowledge) level.



After transmitting the ACK signal, if the Master remains the receiver for transfer of the next byte, the SDA is released at the falling edge of the clock corresponding to the 9th bit of data on the SCL line. Data transfer resumes when the Master becomes the transmitter.

When the Master is the receiver, if the Master does not send an ACK signal in response to the last byte sent from the slave, that indicates to the transmitter that data transfer has ended. At that point, the transmitter continues to release the SDA and awaits a STOP condition from the Master.

#### e) Slave Address


The I<sup>2</sup>C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device.

All communications begin with transmitting the [START condition] + [slave address (+  $\overline{R/W}$  specification)]. The receiving device responds to this communication only when the specified slave address it has received matches its own slave address.

Slave addresses have a fixed length of 7 bits. See table for the details. An  $R/\overline{W}$  bit is added to each 7-bit slave address during 8-bit transfers.

Operation	Transfer data			SI	ave addre	ess			$R/\overline{W}$ bit
		bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Read	D1 h	1	1	0	1	0	0	0	1 (= Read)
Write	D0 h	1	1	U	1	U	U	U	0 (= Write)

### 2. I<sup>2</sup>C Bus's Basic Transfer Format










### a) Write via I<sup>2</sup>C bus

s		Sla	ve ac	ddres	s (7 l	bits)		write	Α			A	Addr.	settin	g			Α	bit	bit	bit 5	bit	bit 3	bit	bit	bit 0	Α	P
	1	1	0	1	0	0	0	0											′	6	n	4	٥			U		
Start	Sla	ve ad	ldress	s + wr	ite sp	ecific	cation	1	A C K		Address					A C K	Wri	te da	a						ACK	Sto		
										Spec	Jilles	s trie	wille	Start	auure	355.												

### b) Read via I<sup>2</sup>C bus

#### Standard read



### Simplified read

s		Sla	ve ac	' ldres	s (7 l	oits)	•		Α	bit	bit	bit	bit	bit	bit	bit	bit	Α	bit	bit	bit	bit	bit	bit	bit	bit	/A	
	1	1	0	1	0	0	0	Read 1	^	7	6	5	4	3	2	1	0	^	7	6	5	4	3	2	1	0	<i>i</i> ^	
Start	Slave address + read specification							A C K	by t	he int	ead fr ternal	Data rom the address and addre	e ado	dress			A C K		addre	regis		ıto in	2) creme data			N O A C K	Ste	

#### Note:

- 1. The above steps are an example of transfers of one or two bytes only. There is no limit to the number of bytes transferred during actual communications.
- 2. 49H, 4AH are used as test mode address. Customer should not use the addresses.





## **Part Marking**

W Package

PT7C 4311WE UABKG

U: Die Rev

AB: Date Code (Year & Workweek)

K: Assembly Site Code

G: Wafer Fab Site Code

The Bar above "T" means Fab3 of magnachip

The Bar above "G" means Cu wire

### ZE Package

uP ZYW XX

Z: Die Rev

YW: Date Code (Year & Workweek)

1st X: Assembly Site Code

2nd X: Wafer Fab Site Code


Bar above fab code means Cu wire





# **Packaging Mechanical**


8- SOIC (W)







#### 8- TDFN (ZE)



#### For latest package info.

please check: http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/

### **Ordering Information**

Part Number	Package Code	Package Description
PT7C4311WEX	W	8-Pin, 150mil-Wide (SOIC)
PT7C4311ZEEX	ZE	8-Pin, 2x3 (TDFN)

#### Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. E = Pb-free and Green
- x suffix = Tape/Reel





#### IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
- 1. are intended to implant into the body, or
- 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2020, Diodes Incorporated www.diodes.com