





Block Diagram






Figure 1: Block Diagram








Pin Configuration



Pin Description

| Pin No | Pin Name | Type | Description |
|--------|----------|--------|------------------------------|
| 1 | A0 | Input | address input 0 |
| 2 | A1 | Input | address input 1 |
| 3 | RESET | Input | active LOW reset pin |
| 4 | INT0 | Input | active LOW interrupt input 0 |
| 5 | SD0 | I/O | serial data 0 |
| 6 | SC0 | I/O | serial clock 0 |
| 7 | INT1 | Input | active LOW interrupt input 1 |
| 8 | SD1 | I/O | serial data 1 |
| 9 | SC1 | I/O | serial clock 1 |
| 10 | GND | Ground | supply ground |
| 11 | INT2 | Input | active LOW interrupt input 2 |
| 12 | SD2 | I/O | serial data 2 |
| 13 | SC2 | I/O | serial clock 2 |
| 14 | INT3 | Input | active LOW interrupt input 3 |
| 15 | SD3 | I/O | serial data 3 |
| 16 | SC3 | I/O | serial clock 3 |
| 17 | INT | Output | active LOW interrupt output |
| 18 | SCL | I/O | serial clock line |
| 19 | SDA | I/O | serial data line |
| 20 | VCC | Power | Supply Power |







Maximum Ratings

| Storage Temperature | 55°C to +125°C |
|------------------------------------|----------------|
| Supply Voltage port B | 0.5V to +6.0V |
| Supply Voltage port A | 0.5V to +6.0V |
| DC Input Voltage | 0.5V to +6.0V |
| Control Input Voltage (EN) | |
| Total power dissipation (1) | 100mW |
| Input current(EN, VCCA, VCCB, GND) | |
| ESD: HBM Mode | 8000V |
| | |

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operation Conditions

| Symbol | Parameter | Min | Тур | Max | Unit |
|-----------------------|---|------|-----|-----|------|
| V_{CC} | V _{CCA} Positive DC Supply Voltage | 1.65 | - | 5.5 | V |
| V_{EN} | Enable Control Pin Voltage | GND | - | 5.5 | V |
| V_{IO} | I/O Pin Voltage | GND | ı | 5.5 | V |
| $\Delta t / \Delta V$ | Input transition rise or fall time | - | - | 10 | ns/V |
| T_A | Operating Temperature Range | -40 | - | +85 | °C |







DC Electrical Characteristics

Unless otherwise specified, $-40^{\circ}\text{C} \le T_A \le 85^{\circ}\text{C}$, $1.1\text{V} \le V\text{cc} \le 3.6\text{V}$

| Symbol | Parameter | Conditions | VCC | Min | Тур | Max | Unit |
|---------------------|---|--|-------------------|--------------------|-----|--------------------|------|
| Supply | | | | | | | |
| VCC | Supply Voltage | | | 1.65 | | 5.5 | V |
| | | operating mode; | 3.6V to 5.5V | | 65 | 100 | uA |
| ICC | supply current | no load; | 2.3V to 3.6V | | 20 | 50 | uA |
| icc | supply current | $V_I = VCC \text{ or GND};$ fSCL = 100 kHz | 1.65V to 2.3V | | 10 | 30 | uA |
| | | standby mode; VCC = | 3.6V to 5.5V | | 0.3 | 1 | uA |
| | | 3.6 V; | 2.3V to 3.6V | | 0.1 | 1 | uA |
| Istb | standby current | no load; V _I = VCC or GND; fSCL = 0 kHz | 1.65V to 2.3V | | 0.1 | 1 | uA |
| VPOR ^[1] | power-on reset voltage | no load; $V_I = VCC$ or GND | 3.6V to 5.5V | | 1.3 | 1.5 | V |
| Input SCL | ; input/output SDA | | | | | | |
| V_{IL} | LOW-level input voltage | | 1.65V to 5.5V | -0.5 | | $+0.3V_{CC}$ | V |
| V_{IH} | HIGH-level input voltage | | 1.65V to 2V | 0.75V _C | | 6 | V |
| | | | 2V to 5.5V | $0.7V_{CC}$ | | 6 | V |
| T | LOW level control control | $V_{OL} = 0.4 \text{ V}$ | 1.65V to 5.5V | 3 | | - | mA |
| I_{OL} | LOW-level output current | $V_{OL} = 0.6 \text{ V}$ | 1.65V to 5.5V | 6 | | - | mA |
| ${ m I}_{ m IL}$ | LOW-level input current | $V_{I} = GND$ | 1.65V to 5.5V | -1 | | +1 | uA |
| I_{IH} | HIGH-level input current | $V_I = VCC$ | 1.65V to 5.5V | -1 | | +1 | uA |
| Ci | input capacitance | VI = GND | 3.6V to 5.5V | - | 12 | 13 | pF |
| Pass Gate | | | | | | | • |
| | ON-state resistance | $V_0 = 0.4 \text{ V};$ | 4.5 V to 5.5 V | 4 | 9 | 24 | Ω |
| D | | $I_O = 15 \text{ mA}$ | 3V to 3.6V | 5 | 11 | 31 | Ω |
| Ron | | $V_0 = 0.4 \text{ V};$ | 2.3V to 2.7V | 7 | 16 | 55 | Ω |
| | | $I_0 = 10 \text{mA}$ | 1.65V to 2V | 9 | 20 | 70 | Ω |
| | | Ü | 5V | | 3.6 | | V |
| | | | 4.5 V to 5.5 V | 2.8 | | 4.5 | V |
| | | | 3.3V | | 2.2 | | V |
| | | Vin =VCC; | 3V to 3.6V | 1.6 | | 2.8 | V |
| Vpass | switch output voltage | Iout = -100uA | 2.5V | | 1.5 | | V |
| | | | 2.3V to 2.7V | 1.1 | | 2 | V |
| | | | 1.8V | | 0.9 | | V |
| | | | 1.65V to 2V | 0.54 | | 1.3 | V |
| $I_{\rm L}$ | leakage current | VI = VCC or GND | 1.65V to 5.5V | -1 | | +1 | uA |
| Cio | input/output capacitance | VI = VCC or GND | 1.65V to 5.5V | - | 3 | 5 | pF |
| | uts A0, A1,INT0, INT1,INT2, | | 1 | 1 | | - | 1 |
| V _{IL} | LOW-level input voltage | | 1.65V to 5.5V | -0.5 | | +0.3V _C | V |
| V_{IH} | HIGH-level input voltage | | 1.65V to 5.5V | 0.7V _{CC} | | 6 | V |
| I _{IL} | LOW-level input current | $V_I = GND$ | 1.65V to 5.5V | -1 | | +1 | uA |
| Ci | input capacitance | $V_I = GND$ | 1.65V to 5.5V | 1 | 3 | 5 | pF |
| INT outpu | <u> </u> | 1 01.2 | 1 -100 1 10 010 1 | | | | F* |
| I _{OL} | LOW-level output current | $V_{OL} = 0.4 \text{ V}$ | 1.65V to 5.5V | 3 | | | mA |
| I _{OH} | HIGH-level output current | , OL — 0.1 , | 1.65V to 5.5V | 3 | | +10 | uA |
| -OH | must be lowered to 0.2 V for at least 5 | | 1.05 + 10 5.5 + | | | 110 | u/1 |

Note: VCC must be lowered to 0.2 V for at least 5 us in order to reset part.







AC Electrical characteristics

Tamb = -40 ° C to +85 ° C; unless otherwise specified.

| Symbol | Parameter | Conditions | VCC | Min | Тур | Max | Unit |
|--------------------------------|---------------------------------------|-----------------------------------|---------------|-----|-----|-----|------|
| t _{PD} ^[1] | propagation delay | from SDA to SDx, or SCL to SCx | 1.65V to 5.5V | | | 0.3 | ns |
| INT ^[2] | | | | | | | |
| t _{V_INT} | valid time from INTn to INT signal | | 1.65V to 5.5V | | | 4 | us |
| t _{D_INT} | delay time from INTn to INT inactive | | 1.65V to 5.5V | | | 2 | us |
| t _{REJ_L} | LOW-level rejection time | | 1.65V to 5.5V | 1 | | | us |
| t _{REJ_H} | HIGH-level rejection time | | 1.65V to 5.5V | 0.5 | | | us |
| RESET | | | | | | | |
| tw(rst)L | LOW-level reset time | | | 4 | | | ns |
| trst | reset time | SDA clear | | 500 | | | ns |
| t _{REC;STA} | recovery time to START condition | | | 0 | | | ns |

Note:

^{1.} Pass gate propagation delay is calculated from the 20Ω typical Ron and the 15 pF load capacitance. 2. Measurements taken with 1 k Ω pull-up resistor and 50 pF load.





I2C Interface Timing Requirements

| Symbol | Parameter | Standard I2C | d Mode Bus | Fast 120 | | | |
|---------------------|---|-----------------|---------------|----------|-----|------|--|
| | - W. | Min | Max | Min | Max | Unit | |
| fscl | I2C clock frequency | 0 | 100 | 0 | 400 | kHz | |
| t_{Low} | I2C clock high time | 4.7 | | 1.3 | | μs | |
| t_{High} | I2C clock low time | 4 | | 0.6 | | μs | |
| t_{SP} | I2C spike time | | 50 | | 50 | ns | |
| $t_{SU:DAT}$ | I2C serial-data setup time | 250 | | 100 | | ns | |
| t _{HD:DAT} | I2C serial-data hold time | 0 [1] | | 0 [1] | | μs | |
| tr | I2C input rise time | | 1000 | | 300 | ns | |
| tf | I2C input fall time | | 300 | | 300 | ns | |
| t _{BUF} | I2C bus free time between stop and start | 4.7 | | 1.3 | | μs | |
| t _{SU:STA} | I2C start or repeated start condition setup | 4.7 | | 0.6 | | μs | |
| t _{HD:STA} | I2C start or repeated start condition hold | 4 | | 0.6 | | μs | |
| t _{SU:STO} | I2C stop condition setup | 4 | | 0.6 | | μs | |
| t _{VD:DAT} | Valid-data time (high to low) [2] SCL low to SDA output low valid | | 1 | | 1 | μs | |
| | Valid-data time (low to high) [2] SCL low to SDA output high valid | | 0.6 | | 0.6 | μs | |
| t _{VD:ACK} | Valid-data time of ACK condition ACK signal from SCL low to SDA output low | | 1 | | 1 | μs | |
| Cb | I2C bus capacitive load | | 400 | | 400 | pF | |

Notes:

^{2.} Data taken using a 1-k Ω pullup resistor and 50-pF load Notes




Figure 2. Definition of timing on the I2C-bus

^{1.} A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the VIH min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.





Application Diagram





Figure 3. Typical Application

| VCC | VPU1 | VPU2 |
|------|-----------|-----------|
| 1.8V | 1.5V-5.5V | 1.2V-5.5V |
| 2.5V | 1.8V-5.5V | 1.8V-5.5V |
| 3.3V | 2.7V-5.5V | 2.7V-5.5V |
| 5V | 4.5V-5.5V | 4.5V-5.5V |

Note:

If the device generating the interrupt has an open-drain output structure or can be 3-stated, a pull-up resistor is required. If the device generating the interrupt has a totem pole output structure and cannot be 3-stated, a pull-up resistor is not required. The interrupt inputs should not be left floating.







Device Addressing

Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PI4MSD5V9545A is shown in Figure 4. To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they must be pulled HIGH or LOW.




Figure 4: Device Address

The last bit of the slave address defines the operation to be performed. When set to logic 1, a read is selected while a logic 0 selects a write operation.

Control Register

Following the successful acknowledgement of the slave address, the bus master will send a byte to the PI4MSD5V9545A, which will be stored in the control register. If multiple bytes are received by the PI4MSD5V9545A, it will save the last byte received. This register can be written and read via the I2C-bus.




Figure 5: Control Register

Control Register Definition

One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This register is written after the PI4MSD5V9545A has been addressed. The 4 LSBs of the control byte are used to determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP condition has been placed on the I2C-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the channel is made active, so that no false conditions are generated at the time of connection.

| INT3 | INT2 | INT1 | INT0 | B3 | B2 | B1 | B0 | Command |
|------|------|------|------|-----------|-----------|-----------|-----------|------------------------------|
| X | X | X | X | X | X | X | 0 | channel 0 disabled |
| | | | | | | | 1 | channel 0 enabled |
| X | X | X | X | X | X | 0 | X | channel 1 disabled |
| | | | | | | 1 | | channel 1 enabled |
| X | X | X | X | X | 0 | X | X | channel 2 disabled |
| | | | | | 1 | | | channel 2 enabled |
| X | X | X | X | 0 | X | X | X | channel 3 disabled |
| | | | | 1 | | | | channel 3 enabled |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | no channel selected; |
| | | | | | | | | power-up/reset default state |

Control register: Write—channel selection; Read—channel status.







Interrupt Handling

The PI4MSD5V9545A provides 4 interrupt inputs, one for each channel, and one open-drain interrupt output. When an interrupt is generated by any device, it will be detected by the PI4MSD5V9545A and the interrupt output will be driven LOW. The channel does not need to be active for detection of the interrupt. A bit is also set in the control register.

Bit 4 through bit 7 of the control register corresponds to channel 0 through channel 3 of the PI4MSD5V9545A, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 would cause bit 4 of the control register to be set on the read. The master can then address the PI4MSD5V9545A and read the contents of the control register to determine which channel contains the device generating the interrupt. The master can then reconfigure the PI4MSD5V9545A to select this channel, and locate the device generating the interrupt and clear it.

It should be noted that more than one device can provide an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt. The interrupt inputs may be used as general-purpose inputs if the interrupt function is not required.


If unused, interrupt input(s) must be connected to VCC through a pull-up resistor.

| INT3 | INT2 | INT1 | INT0 | В3 | D2 | B1 | В0 | Command | | | | | | |
|------|------|------|------|----|-----|----|--|---------------------------|-------|------------------------|---|-------|---|------------------------|
| X | X | X | 0 | X | X | X | X | no interrupt on channel 0 | | | | | | |
| Λ | Λ | Λ | 1 | Λ | Λ | Λ | Λ | Λ | Λ | interrupt on channel 0 | | | | |
| X | X | 0 | X | X | v | X | X | no interrupt on channel 1 | | | | | | |
| ^ | Λ | 1 | Λ | Λ | A A | Λ | Λ Λ Λ | Λ | Λ | interrupt on channel 1 | | | | |
| X | 0 | v | X | X | v | v | X | no interrupt on channel 2 | | | | | | |
| ^ | 1 | Λ | Λ | | A | X | $\Lambda \mid \Lambda \mid \Lambda \mid$ | | A A | Λ | X | A A | Λ | interrupt on channel 2 |
| 0 | v | v | v | X | v | X | X | no interrupt on channel 3 | | | | | | |
| 1 | Λ | Λ | Λ | Λ | Λ | Λ | Λ | interrupt on channel 3 | | | | | | |

Control register read — interrupt

Remark: Several interrupts can be active at the same time. For example: INT3 = 0, INT2 = 1, INT1 = 1, INT0 = 0, means that there is no interrupt on channel 0 and channel 3, and there is an interrupt on channel 1 and on channel 2.







RESET Input

The RESET input is an active LOW signal which may be used to recover from a bus fault condition. By asserting this signal LOW for a minimum of tw(rst)L, the PI4MSD5V9545A will reset its registers and I2C-bus state machine and will deselect all channels. The RESET input must be connected to VCC through a pull-up resistor.

Power-on Reset

When power is applied to VCC, an internal Power-On Reset (POR) holds the PI4MSD5V9545A in a reset condition until VCC has reached VPOR. At this point, the reset condition is released and the PI4MSD5V9545A registers and I2C-bus state machine are initialized to their default states (all zeroes) causing all the channels to be deselected. Thereafter, VCC must be lowered below 0.2 V to reset the device.

Voltage Translation

The pass gate transistors of the PI4MSD5V9545A are constructed such that the VCC voltage can be used to limit the maximum voltage that is passed from one I2C-bus to another.





Figure 6: Vpass voltage VS Vcc

Figure 6 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the data specified in Section "DC Electrical characteristics" of this data sheet).

In order for the PI4MSD5V9545A to act as a voltage translator, the Vpass voltage should be equal to, or lower than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V and 2.7 V, then Vpass should be equal to or below 2.7 V to clamp the downstream bus voltages effectively.

Looking at Figure 6, we see that Vpass (max) is at 2.7 V when the PI4MSD5V9545A supply voltage is 3.5 V or lower so the PI4MSD5V9545A supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the bus voltages to their appropriate levels







I2C Bus

The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time are interpreted as control signals.




Figure 7: Bit Transfer

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P).




Figure 8. Definition of Start and Stop Conditions

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves'





Figure 9. System Configuration

The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is not limited. Each byte of 8 bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master must generate an







acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a STOP condition.




Figure 10. Acknowledgment on I2C Bus

Data is transmitted to the PI4MSD5V9545A control register using the write mode shown in bellow




Figure 11. Write Control Register

Data is transmitted to the PI4MSD5V9545A control register using the write mode shown in bellow





Figure 12. Read Control Register







Part Marking

PI4MSD5V 9545ALE YYYWWGG


1st Y: Die Rev

YYWW: Date Code (Year & Workweek)

1st G: Assembly Site Code 2nd G: Wafer Fab Site Code

The Bar above "I" means Fab3 of MGN The Bar above "G" means Cu wire








Packaging Mechanical:

20-TSSOP (L)



For latest package information:

 $Please see \ http://www.diodes.com/design/support/packaging/pericom-packaging/packaging-mechanicals-and-thermal-characteristics/.$

Ordering Information

| Part Number | Package Code | Package Description |
|------------------|--------------|-----------------------------|
| PI4MSD5V9545ALEX | L | 20-Pin,173 mil Wide (TSSOP) |

Notes:

- No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and
- Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- E = Pb-free and Green
- X suffix = Tape/Reel







IMPORTANT NOTICE

- 1. DIODES INCORPORATED AND ITS SUBSIDIARIES ("DIODES") MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes products. Diodes products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of the Diodes products for their intended applications, (c) ensuring their applications, which incorporate Diodes products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes products are provided subject to Diodes' Standard Terms and Conditions of Sale (https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.

Copyright © 2021 Diodes Incorporated

www.diodes.com