


## ORDER INFORMATION:

Part Number	Ambient Temp. Range (°C)	Package (Pb-Free)	MSL	Note
MUN24AD03-SM	-40 ~ +85	QFN	Level 2	-

Order Code	Packing	Quantity
MUN24AD03-SM	Tape and reel	1000

## PIN CONFIGURATION:



TOP VIEW

**PIN DESCRIPTION:**

Symbol	Pin No.	Description
VIN	1, 2, 20	Power input pin. Connect to the input rail and thermal exposed pad of VIN_TPD(21) for heat transferring. Place the ceramic type input capacitor as closely as possible to this pin. At least 10uF input capacitance is needed.
EN	3	On/Off control pin for module. Pull high to turn on. Pull low to turn off. Do not leave this pin floating.
FB	4	Feedback input. Connect an external resistor between FB and GND, refer to TABEL 1 output voltage setting.
VOUT	5, 6, 7, 8, 9	Power output pin. Connect to output and thermal exposed pad of VOUT_TPD(24) for heat transferring. Place the output capacitors as closely as possible to this pin. At least 22uF output capacitance is needed.
GND	10, 11, 12, 14, 15, 16	Power ground pin. Connect to thermal exposed pad of GND_TPD(23, 25) for heat transferring.
FS	13	Frequency programming pin. Connect a resistor to ground ( $F_{sw}=10^5 / R_{FS}$ KHz, where unit of $R_{FS}$ is $K\Omega$ ).
PHASE	17, 18, 19	Phase Node. Connect to thermal exposed pad of PHASE_TPD(22) for heat transferring.
VIN_TPD	21	Power input pin. Connect to input rail. Used for heat transferring dissipation layer by Vias connection.
PHASE_TPD	22	Phase Node pin. Used for heat transferring to heat dissipation layer by Vias connection.
GND_TPD	23, 25	Power ground pin. Connect to one or more ground plane directly and used for heat transferring to heat dissipation layer by Vias connection.
VOUT_TPD	24	Power output pin. Connect to output. Used for heat transferring to heat dissipation layer by Vias connection.

## ELECTRICAL SPECIFICATIONS:

CAUTION: Do not operate at or near absolute maximum rating listed for extended periods of time. This stress may adversely impact product reliability and result in failures not covered by warranty.

Parameter	Description	Min.	Typ.	Max.	Unit
■ Absolute Maximum Ratings					
VIN to GND		-0.2	-	+40.0	V
SW to GND		-0.2		+40.0	V
EN to GND		-0.2	-	+40.0	V
Tc	Case Temperature of Inductor	-	-	+110	°C
Tj	Junction Temperature	-40	-	+150	°C
Tstg	Storage Temperature	-40	-	+125	°C
■ Recommendation Operating Ratings					
VIN	Input Supply Voltage	+8.0	-	+34.0	V
VOUT	Adjusted Output Voltage	+5.0		+12.0	V
Ta	Ambient Temperature	-40	-	+85	°C
■ Thermal Information					
Rth(jchoke-a)	Thermal resistance from junction to ambient (Note 1)	-	22	-	°C/W

### NOTES:

1. Rth(jchoke-a) is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The test board size is 30mm×30mm×1.6mm with 4 layers, 2 oz per layer. The test condition is complied with JEDEC EIJ/JESD 51 Standards.

**ELECTRICAL SPECIFICATIONS: (Cont.)**

Conditions:  $T_A = 25\text{ }^{\circ}\text{C}$ , unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2 oz. The output ripple and transient response measurement is short loop probing and 20MHz bandwidth limited.  $V_{in} = 24\text{V}$ ,  $V_{out} = 5.0\text{V}$ ,  $F_{sw} = 750\text{kHz}$ ,  $C_{in} = 10\mu\text{F}/50\text{V}/1210/\text{X7R}$ ,  $C_{out} = 22\mu\text{F}/16\text{V}/1210/\text{X7R}$ .


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
■ Input Characteristics						
I <sub>SD</sub>	Input shutdown current	Vin =24V, EN = GND and no pull up resistance connect to VIN	-	1.2	-	uA
I <sub>IN</sub>	Input supply bias current	Vin = 24V, Iout = 0A Vout = 5.0V, EN = VIN	-	200	-	uA
I <sub>S</sub>	Input supply current	Vin = 24V, EN = VIN				
		Iout = 5mA,Vout =5.0V	-	1.9	-	mA
		Iout = 3A,Vout =5.0V	-	0.87	-	A
■ Output Characteristics						
I <sub>OUT(DC)</sub>	Output continuous current range	Note 1.	0	-	3	A
V <sub>O(SET)</sub>	Ouput Voltage Set Point	With 0.1% tolerance for external resistor used to set output voltage	-3	-	+3	% V <sub>O(SET)</sub>
ΔV <sub>OUT</sub> /ΔV <sub>IN</sub>	Line regulation accuracy	Vin = 21.6V to 26.4V Vout = 5.0V, Iout = 3A	-	0.5	-	% V <sub>O(SET)</sub>
ΔV <sub>OUT</sub> /ΔI <sub>OUT</sub>	Load regulation accuracy	Iout = 0A to 3A Vin = 24V, Vout = 5.0V	-	3	-	% V <sub>O(SET)</sub>
V <sub>OUT(AC)</sub>	Output ripple voltage	Vin = 24V, Vout = 5.0V EN = VIN, 20MHz Bandwidth	-	-	-	-
		IOUT = 5mA	-	15	-	mVp-p
		IOUT = 3A	-	45	-	mVp-p
■ Dynamic Characteristics						
ΔV <sub>OUT-DP</sub>	Voltage change for positive load step	Iout = 1.5A to 3A Current slew rate = 0.2A/uS Vin = 24V, Vout = 5V	-	170	-	mVp-p
ΔV <sub>OUT-DN</sub>	Voltage change for negative load step	Iout = 3A to 1.5A Current slew rate = 0.2A/uS Vin = 24V, Vout = 5V	-	120	-	mVp-p
■ Control Characteristics						
OCP	Protection Output Current	Note 2	3.3	-	5.5	A
OTP	Over temp protection			150		°C
F <sub>OSC</sub>	Oscillator frequency ( Frequency programmable)		0.5	-	1.1	MHz
V <sub>ENL</sub>	EN Low threshold		0.4	-	-	V
V <sub>ENH</sub>	EN High Threshold		-	-	1.7	V
UVLO	Input under voltage lockout threshold				4.5	V

NOTES :

2.  $V_{IN}=24\text{V}$ ,  $V_{OUT}=12\text{V}$ ,  $I_{OUT}=2.4\text{A MAX}$


## TYPICAL PERFORMANCE CHARACTERISTICS: 5.0V<sub>out</sub>

Conditions:  $T_A = 25^\circ\text{C}$ , unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2 oz. The output ripple and transient response measurement is short loop probing and 20MHz bandwidth limited.  $F_{sw}=750\text{kHz}$ ,  $C_{in}=10\mu\text{F}/50\text{V}/1210/\text{X7R}$ ,  $C_{out}=22\mu\text{F}/16\text{V}/1210/\text{X7R}$ . The following figures provide the typical characteristic curves at 5.0V<sub>out</sub>.




## TYPICAL PERFORMANCE CHARACTERISTICS: 12.0Vout


Conditions:  $T_A = 25^\circ\text{C}$ , unless otherwise specified. Test Board Information: 30mm×30mm×1.6mm, 4 layers 2 oz. The output ripple and transient response measurement is short loop probing and 20MHz bandwidth limited.  $F_{sw}=750\text{kHz}$ ,  $C_{in}=10\mu\text{F}/50\text{V}/1210/\text{X7R}$ ,  $C_{out}=22\mu\text{F}/16\text{V}/1210/\text{X7R}$ . The following figures provide the typical characteristic curves at 12.0Vout.




**FIG.9 12VOUT EFFICIENCY V.S. LOAD CURRENT**




**FIG.10 DE-RATING CURVE AT 24VIN**




**FIG.11 OUTPUT RIPPLE  
(24VIN, 12VOUT, IOUT=0A)**



**FIG.12 OUTPUT RIPPLE  
(24VIN, 12VOUT, IOUT=2.4A)**



**FIG.13 TRANSIENT RESPONSE  
(24VIN, 12VOUT, 1.2A to 2.4A LOAD STEP)**



**FIG.14 TURN-ON  
(24VIN, 12VOUT, IOUT=2.4A)**

**APPLICATIONS INFORMATION: (Cont.)****SAFETY CONSIDERATIONS:**

Certain applications and/or safety agencies may require fuses at the inputs of power conversion components. Fuses should also be used when there is the possibility of sustained input voltage reversal which is not current limited. For greatest safety, we recommend a fast blow fuse installed in the ungrounded input supply line. The installer must observe all relevant safety standards and regulations. For safety agency approvals, install the converter in compliance with the end-user safety standard.

**INPUT FILTERING:**

The module should be connected to as low AC impedance source supply and a highly inductive source or line inductance can affect the stability of the module. Input capacitors must be placed directly to the input pin of the module, to minimize input ripple voltage and ensure module stability.

**OUTPUT FILTERING:**

To reduce output ripple and improve the dynamic response to as step load change, the additional capacitors at the output must be used. Low ESR ceramic capacitors are recommended to improve the output ripple and dynamic response of the module.

**PROGRAMMING OUTPUT VOLTAGE:**

The module has an internal  $0.6V \pm 1.5\%$  reference voltage. The output voltage can be programmed by the dividing resistor  $R_{FB}$  which respects to FB pin and GND pin. The output voltage should be considered by convert ratio by  $T_{offMIN}$  and  $T_{onMIN}$  and the resistance according to typical output voltage is shown in TABLE 1.

$$V_{OUT} (V) = 0.6 \times \left( 1 + \frac{100k}{R_{FB}} \right) \quad (EQ.1)$$

**TABLE 1: OUTPUT VOLTAGE SETTING**

Vout	5V	9V	12V
RFB (Ohm)	13.636k	7.142k	5.263k

## APPLICATIONS INFORMATION: (Cont.)

### THERMAL CONSIDERATIONS:

All of thermal testing condition is complied with JEDEC EIJ/JESD 51 Standards. Therefore, the test board size is 30mm×30mm×1.6mm with 4 layers. The case temperature of module sensing point is shown as FIG.15 Then  $R_{th}(j_{choke}-a)$  is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The MUN24AD03-SM module is designed for using when the case temperature is below 110°C regardless the change of output current, input/output voltage or ambient temperature.

Sensing point(Defined case temperature)




FIG.15 Case Temperature Sensing Point

### LAYOUT RECOMMENDATIONS:




FIG.16 Circuit Of Layout



## APPLICATIONS INFORMATION: (Cont.)




FIG.17 Layout Of First Layer




FIG.18 Layout Of Second Layer




FIG.19 Layout Of Third Layer





FIG.20 Layout Of Fourth Layer

**APPLICATIONS INFORMATION: (Cont.)**
**REFLOW PARAMETERS:**


Lead-free soldering process is a standard of electronic products production. Solder alloys like Sn/Ag, Sn/Ag/Cu and Sn/Ag/Bi are used extensively to replace the traditional Sn/Pb alloy. Sn/Ag/Cu alloy (SAC) is recommended for this power module process. In the SAC alloy series, SAC305 is a very popular solder alloy containing 3% Ag and 0.5% Cu and easy to obtain. Figure 21 shows an example of the reflow profile diagram. Typically, the profile has three stages. During the initial stage from room temperature to 150°C, the ramp rate of temperature should not be more than 3°C/sec. The soak zone then occurs from 150°C to 200°C and should last for 60 to 120 seconds. Finally, keep at over 217°C for 60 seconds limit to melt the solder and make the peak temperature at the range from 240°C to 250°C. It is noted that the time of peak temperature should depend on the mass of the PCB board. The reflow profile is usually supported by the solder vendor and one should adopt it for optimization according to various solder type and various manufacturers' formulae.


**FIG.21 RECOMMENDATION REFLOW PROFILE**


## PACKAGE OUTLINE DRAWING:

unit: mm


General Tolerance:  $\pm 0.1\text{mm}$



## Unit:mm





## RECOMMENDED LAND PATTERN



RECOMMENDED STENCIL PATTERN  
BASED ON 0.1mm THICKNESS STENCIL

**PACKING REFERENCE:**


Unit: mm

**Package In Tape Loading Orientation**

**Tape Dimension**


A0	6.60 ± 0.10	E1	1.75 ± 0.10
B0	6.60 ± 0.10	K0	3.70 ± 0.10
F	7.50 ± 0.10	P0	12.00 ± 0.10
W	16.00 ± 0.30	P1	2.00 ± 0.10
D0	φ1.5 +0.1/-0.0	P2	4.00 ± 0.10
D1	φ1.5 Min.	t	0.35 ± 0.05


**PACKING REFERENCE: (Cont.)**

Unit: mm

**Reel Dimension**

**Peel Strength of Top Cover Tape**

The peel speed shall be about 300mm/min.

The peel force of top cover tape shall be between 0.1N to 1.3N



**REVISION HISTORY:**

<b>Date</b>	<b>Revision</b>	<b>Changes</b>
2015.09.11	00	Issue initial preliminary datasheet
2015.10.27	01	<ol style="list-style-type: none"><li>1. Change MSL level from level 2 to level 3</li><li>2. Update Page 4~5 electrical specifications</li><li>3. Change page 6~8 de-rating curve for 4 layer 1oz EVB</li><li>4. Update page 9 output voltage setting table</li><li>5. Add page 10~11 layout recommendations</li><li>6. Add page 12 reflow parameters</li></ol>
2015.11.26	02	Update page 12 reflow parameters
2015.12.07	03	Update page 3 pin description of FS
2016.09.29	04	<ol style="list-style-type: none"><li>1. Change MSL level from level 3 to level 2 on page 1 and 2</li><li>2. Change page 4~7 test condition and electrical spec.(EVB 1oz change to 2oz, OCP typ. Value change to Min. and Max. value.</li><li>3. Update page 13 land pattern reference</li></ol>
2018.02.21	05	<ol style="list-style-type: none"><li>1. Change page 5 EN Low threshold from max 0.8V to min 0.4V</li></ol>