1. DEVICE PIN ASSIGNMENT




Figure 1.1 Block Diagram

Signal Name	Function
А	Address Input
Ē	Chip Enable
W	Write Enable
G	Output Enable
DQ	Data I/O
V _{DD}	Power Supply
V _{DDQ}	I/O Power Supply
V _{ss}	Ground
DC	Do Not Connect
NC	No Connection, Ball D3, H1, H6, G2 Reserved for Future Expansion




Figure 1.2 Pin Diagrams for Available Packages (Top View)

48 Pin FBGA

Table 1.2 Operating Modes

Ē	$\overline{\mathbf{G}}^{1}$	$\overline{\mathbf{W}}^{1}$	Mode	V _{DD} Current	DQ[7:0] ²
Н	Х	Х	Not selected	Ι _{SB1} , Ι _{SB2}	Hi-Z
L	Н	Н	Output disabled	I _{DDR}	Hi-Z
L	L	Н	Byte Read	I _{DDR}	D _{Out}
L	Х	L	Byte Write	I _{DDW}	D _{in}

¹ H = high, L = low, X = don't care

² Hi-Z = high impedance

2. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

Parameter	Symbol	Value	Unit
Core Supply voltage ²	V _{DD}	-0.5 to 4.0	V
I/O Power Supply voltage ²	V _{DDQ}	-0.5 to 4.0	V
	V _{IN}	-0.5 to +4.0 or	
Voltage on any pin ²		$V_{DDQ} + 0.5$	V
		whichever is less	
Output current per pin	I _{OUT}	±20	mA
Package power dissipation ³	P _D	0.600	W
Temperature under bias	T _{BIAS}	-10 to 85	°C
Storage Temperature	T _{stg}	-55 to 150	°C
Lead temperature during solder (3 minute max)	T_{Lead}	260	°C
Maximum magnetic field during write	H _{max_write}	2000	A/m
Maximum magnetic field during read or standby	H_{max_read}	8000	A/m

Table 2.1 Absolute Maximum Ratings¹

¹ Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

- ² All voltages are referenced to V_{ss}.
- ³ Power dissipation capability depends on package characteristics and use environment.

Parameter	Symbol	Min	Typical	Мах	Unit
Core Power supply voltage	V _{DD}	3.0 ¹	3.3	3.6	V
I/O Power supply voltage	V _{DDQ}	1.65 ¹	-	3.6	V
Write inhibit voltage	V _{WIDD}	2.5	2.7	3.0 ¹	V
Write inhibit voltage	V _{WIDDQ}	1.2	1.4	1.65 ¹	V
Input high voltage (V _{DDQ} =1.65-2.2V)	V _{IH}	1.4	-	$V_{DDQ} + 0.2^{2}$	V
Input high voltage (V _{DDQ} =2.2-2.7V)	V _{IH}	1.8	-	$V_{DDQ} + 0.2^{2}$	V
Input high voltage (V _{DDQ} =2.7-3.6V)	V _{IH}	2.2	-	$V_{DDQ} + 0.2^{2}$	V
Input low voltage (V _{DDQ} =1.65-2.2V)	V _{IL}	-0.2 ³	-	0.4	V
Input low voltage (V _{DDQ} =2.2-2.7V)	V _{IL}	-0.2 ³	-	0.6	V
Input low voltage (V _{DDQ} =2.7-3.6V)	V _{IL}	-0.2 ³	-	0.8	V
Temperature under bias	T _A	0		70	°C

Table 2.2 Operating Conditions

¹ $V_{DDQ} \leq V_{DD}$. Write inhibit occurs when either V_{DD} or V_{DDQ} drops below its write inhibit voltage. There is a 2 ms startup time once V_{DD} exceeds V_{DD} (min). See **Power Up and Power Down Sequencing**.

² $V_{IH}(max) = V_{DDQ} + 0.2 \text{ V DC}$; $V_{IH}(max) = V_{DDQ} + 0.5 \text{ V AC}$ (pulse width $\leq 20 \text{ ns}$) for $I \leq 20.0 \text{ mA}$. ³ $V_{IL}(min) = -0.2 \text{ V DC}$; $V_{IL}(min) = -2.0 \text{ V AC}$ (pulse width $\leq 20 \text{ ns}$) for $I \leq 20.0 \text{ mA}$.

Power Up and Power Down Sequencing

The MRAM is protected from write operations whenever V_{DD} is less than V_{WIDD} or V_{DDQ} is less than V_{WIDDQ} . As soon as V_{DD} exceeds V_{DDQ} (min) and V_{DDQ} exceeds V_{DDQ} (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The \overline{E} and \overline{W} control signals should track V_{DD} on power up to V_{DD} - 0.2 V or V_{H} (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives \overline{E} and \overline{W} should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where either V_{DD} goes below V_{WIDD} or V_{DDQ} goes below $V_{WIDDQ'}$ writes are protected and a startup time must be observed when power returns above V_{DD} (min) and / or V_{DDQ} .




Figure 2.1 Power Up and Power Down Diagram

Parameter	Symbol	Min	Typical	Мах	Unit
Input leakage current	l _{lkg(l)}	-	-	±1	μA
Output leakage current	ا _{Ikg(O)}	-	-	±1	μΑ
Output low voltage (V _{DDQ} =1.65-2.2V@ 0.1mA)	V _{ol}	-	-	0.2	V
Output low voltage (V _{DDQ} =2.2-2.7V@ 0.1mA)	V _{ol}	-	-	0.4	V
Output low voltage (V _{DDQ} =2.7-3.6V@ 2.1 mA)	V _{ol}	-	-	0.4	V
Output high voltage (V _{DDQ} =1.65-2.2V@ - 0.1 mA)	V _{OH}	1.4	-	-	V
Output high voltage (V _{DDQ} =2.2-2.7V@ -0.1 mA)	V _{oh}	2	-	-	V
Output high voltage (V _{DDQ} =2.7-3.6V@ -1.0 mA)	V _{OH}	2.4	-	-	V

Table 2.3 DC Characteristics

Table 2.4 Power Supply Characteristics

Parameter	Symbol	Typical	Max	Unit
AC active supply current - read modes ¹ (I _{OUT} = 0 mA, V _{DD} = max)	I _{DDR}	25	30	mA
AC active supply current - write modes ¹ (V _{DD} = max)	I _{DDW}	55	65	mA
AC active operating current $(V_{DDQ} = V_{IH} = 3.6V, V_{IL} = 0V)$ <i>input transitions <2ns, no output load</i>	I _{DDQ}	0.50	2	mA
AC standby current $(V_{DD} = \max, \overline{E} = V_{H})$ <i>no other restrictions on other inputs</i>	I _{SB1}	6	8	mA
CMOS standby current $(\overline{E} \ge V_{DD} - 0.2 \text{ V and } V_{In} \le V_{SS} + 0.2 \text{ V or } \ge V_{DDQ} - 0.2 \text{ V})$ $(V_{DD} = \max, f = 0 \text{ MHz})$	I _{SB2}	5	7	mA

¹ All active current measurements are measured with one address transition per cycle and at minimum cycle time.

3. TIMING SPECIFICATIONS

Table 3.1 Capacitance¹

Parameter	Symbol	Typical	Max	Unit
Address input capacitance	C _{In}	-	6	рF
Control input capacitance	C _{In}	-	6	рF
Input/Output capacitance	C _{I/O}	-	8	рF

 $^1~$ f = 1.0 MHz, VDDQ=VDDQ(typ), $T_{_A}$ = 25 °C, periodically sampled rather than 100% tested.

Parameter	V _{DDQ} =1.8	V _{DDQ} =2.5	V _{DDQ} =3.3	Unit			
Logic input timing measurement reference level	0.8	0.8	0.8	V			
Logic output timing measurement reference level	0.8	0.8	0.8	V			
Logic input pulse levels	0 or 1.8	0 or 2.5	0 or 3.3	V			
Output load voltage (VL) for low & high impedance parameters (Figure 3.1)	0.8	1.2	1.75	V			
Output load resistor (R1) for all other timing	13,500	16,600	1,103	Ω			
Output load resistor (R2) for all other timing	10,800	15,400	1,554	Ω			

Table 3.2 AC Measurement Conditions

Figure 3.1 Output Load Test Low and High





Figure 3.2 Output Load Test All Others



Read Mode

Table 5.5 Read Cycle Tilling							
Parameter	Symbol	Min	Мах	Unit			
Read cycle time	t _{AVAV}	45	-	ns			
Address access time	t _{AVQV}	-	45	ns			
Enable access time ²	t _{ELQV}	-	45	ns			
Output enable access time	t _{GLQV}	-	20	ns			
Output hold from address change	t _{AXQX}	3	-	ns			
Enable low to output active ³	t _{ELQX}	3	-	ns			
Output enable low to output active ³	t _{GLQX}	0	-	ns			
Enable high to output Hi-Z ³	t _{ehqz}	0	15	ns			
Output enable high to output Hi-Z ³	t _{GHQZ}	0	15	ns			

Table 3.3 Read Cycle Timing¹

¹ W is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.

 $^{2}\;$ Addresses valid before or at the same time \overline{E} goes low.

 3 This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage.




Figure 3.3A Read Cycle 1

NOTE: Device is continuously selected ($\overline{E} \leq V_{\mu}, \overline{G} \leq V_{\mu}$)

Figure 3.3B Read Cycle 2




Table 3.4 Write Cycle Timing 1 (W Controlled) ¹							
Parameter	Symbol	Min	Мах	Unit			
Write cycle time ²	t _{AVAV}	45	-	ns			
Address set-up time	t _{AVWL}	0	-	ns			
Address valid to end of write (G high)	t _{avwh}	25	-	ns			
Address valid to end of write (\overline{G} low)	t _{avwh}	25	-	ns			
Write pulse width (G high)	t _{wlwh} t _{wleh}	20	-	ns			
- Write pulse width (G low)	t _{wlwh} t _{wleh}	20	-	ns			
Data valid to end of write	t _{DVWH}	15	-	ns			
Data hold time	t _{whdx}	0	-	ns			
Write low to data Hi-Z ³	t _{wLQZ}	0	15	ns			
Write high to output active ³	t _{whqx}	3	-	ns			
Write recovery time	t _{whax}	12	-	ns			

¹ All writes occur during the overlap of E low and W low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after W goes low, the output will remain in a high impedance state. After W or E has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

² All write cycle timings are referenced from the last valid address to the first transition address.

³ This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage. At any given voltage or temperature, $t_{wLOZ}(max) < t_{wHOX}(min)$




Figure 3.4 Write Cycle Timing 1 (\overline{W} Controlled)

Table 3.5 Write Cycle Parameter	Symbol	Min	Мах	Unit
Write cycle time ²	t _{AVAV}	45	-	ns
Address set-up time	t _{AVEL}	0	-	ns
Address valid to end of write (\overline{G} high)	t _{AVEH}	25	-	ns
Address valid to end of write (\overline{G} low)	t _{AVEH}	25	-	ns
Enable to end of write (\overline{G} high)	t _{elen} t _{elwn}	20	-	ns
Enable to end of write $(\overline{G} \text{ low})^3$	t _{elen} t _{elwn}	20	-	ns
Data valid to end of write	t _{DVEH}	15	-	ns
Data hold time	t _{EHDX}	0	-	ns
Write recovery time	t _{EHAX}	12	-	ns

¹ All writes occur during the overlap of \overline{E} low and \overline{W} low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If \overline{G} goes low at the same time or after \overline{W} goes low, the output will remain in a high impedance state. After \overline{W} or \overline{E} has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between \overline{E} being asserted low in one cycle to \overline{E} being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

² All write cycle timings are referenced from the last valid address to the first transition address.

³ If \overline{E} goes low at the same time or after \overline{W} goes low, the output will remain in a high-impedance state. If \overline{E} goes high at the same time or before \overline{W} goes high, the output will remain in a high-impedance state.




Figure 3.5 Write Cycle Timing 2 (\overline{E} Controlled)

Table 3.6 Write Cycle Timing 3 (Shortened t_{WHAX} , \overline{W} and \overline{E} Controlled)¹

Parameter	Symbol	Min	Мах	Unit
Write cycle time ²	t _{AVAV}	45	-	ns
Address set-up time —	t _{AVWL}	0	-	ns
Address valid to end of write (G high)	t _{avwh}	25	-	ns
Address valid to end of write (G low)	t _{avwh}	25	-	ns
Write pulse width	t _{wlwh} t _{wleh}	20	-	ns
Data valid to end of write	t _{DVWH}	15	-	ns
Data hold time	t _{whdx}	0	-	ns
Enable recovery time	t _{ehax}	-2	-	ns
Write recovery time ³	t _{whax}	6	-	ns
Write to enable recovery time ³	t _{whel}	12	-	ns

¹ All writes occur during the overlap of E low and W low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after W goes low, the output will remain in a high impedance state. After W or E has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

² All write cycle timings are referenced from the last valid address to the first transition address.

³ If \overline{E} goes low at the same time or after \overline{W} goes low, the output will remain in a high-impedance state. If \overline{E} goes high at the same time or before \overline{W} goes high, the output will remain in a high-impedance state.




Table 3.6 Write Cycle Timing 3 (Shortened t_{WHAX} , \overline{W} and \overline{E} Controlled)


4. ORDERING INFORMATION


MR	0	D	08	В		MA	45	R			
										Carrier	(Blank=Tray,R=Tape & Reel)
										Speed	(45 = 45 ns)
					Package	(MA = FBGA)					
									Temperature Range	(Blank= 0 to $+70 \degree$ C)	
									Revision	(B = Revision)	
									Data Width	(08 = 8-Bit)	
									Туре	(D = Dual Supply)	
									Density	(0 = 1Mb)	
									Part Type	(MR = Magnetoresistive RAM)	

Figure 4.1 Part Numbering System

Table 4.1 Available Parts

Part Number	Description	Temperature
MR0D08BMA45	Dual Supply 128x8 MRAM 48-BGA	Commercial
MR0D08BMA45R	Dual Supply 128x8 MRAM 48-BGA Tape & Reel	Commercial





crowns of the solder balls.

<u>5.</u> Parallelism measurement shall exclude any effect of mark on top surface of package.

6. REVISION HISTORY

Revision	Date	Description of Change	
0	Aug 24, 2009	Initial Product Concept	
1	Oct 22, 2009	Added Write Cycle Timing 3. In table 2.4, I_{SB1} max changes from 7 to 8 mA and I_{SB2} from 6 to 7 mA. Added Tape & Reel Option in table 4.1. Changed to Production Level	
2	Apr 7, 2010	Added I _{DDQ} specification in table 2.4.	
3	Dec 9, 2011	Corrected Figure 5.1 FBGA drawing ball dimensions.	
3.1	May 19, 2015	Revised contact information on Contact US page.	
3.2	June 11, 2015 Correction to Japan Sales Office telephone number.		
3.3	March 22, 2018	Updated the Contact Us table	

Home Page: www.everspin.com

World Wide Information Request

WW Headquarters - Chandler, AZ

5670 W. Chandler Blvd., Suite 100 Chandler, Arizona 85224 Tel: +1-877-480-MRAM (6726) Local Tel: +1-480-347-1111 Fax: +1-480-347-1175 support@everspin.com

Europe, Middle East and Africa Everspin Europe Support support.europe@everspin.com

Japan

Everspin Japan Support support.japan@everspin.com

Asia Pacific

Everspin Asia Support support.asia@everspin.com

Filename:

HOW TO CONTACT US

Everspin Technologies, Inc.

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin[™] and the Everspin logo are trademarks of Everspin Technologies, Inc.

All other product or service names are the property of their respective owners. MR0D08B_Datasheet_EST370_Rev3.3 032218 Copyright © Everspin Technologies, Inc. 2018

