

INTERNAL BLOCK DIAGRAM




Figure 2. 34716 Simplified Internal Block Diagram

PIN CONNECTIONS




Figure 3. 34716 Pin Connections

Table 1. 34716 Pin Definitions

A functional description of each pin can be found in the Functional Pin Description section beginning on [page 13](#).

| Pin Number | Pin Name | Pin Function | Formal Name | Definition |
|------------|-----------------|--------------|-----------------------------------|---|
| 1 | BOOT1 | Passive | Bootstrap | Channel 1 Bootstrap capacitor input pin |
| 2 | PVIN1 | Supply | Power Input Voltage | Channel 1 Buck converter power input |
| 3 | SW1 | Output | Switching Node | Channel 1 Buck converter switching node |
| 4 | PGND1 | Ground | Power Ground | Channel 1 Buck converter and discharge MOSFETs power ground |
| 5 | VOUT1 | Output | Output Voltage Discharge Path | Channel 1 Buck converter output voltage discharge pin |
| 6 | INV1 | Input | Error Amplifier Inverting Input | Channel 1 Buck converter error amplifier inverting input |
| 7 | COMP1 | Input | Buck Converter Compensation Input | Channel 1 Buck converter external compensation network input |
| 8 | VREFIN | Input | Reference Voltage Input | Voltage tracking reference voltage input |
| 9 | VREFOUT | Output | Reference Voltage Output | This is a buffered reference voltage output |
| 10 | \overline{PG} | Output | Power Good Output Signal | It is an active low open drain power good status reporting output |
| 11 | \overline{SD} | Input | Shutdown Input | Shutdown mode input control pin |
| 12 | COMP2 | Input | Buck Converter Compensation Input | Channel 2 Buck converter external compensation network input |
| 13 | INV2 | Input | Error Amplifier Inverting Input | Channel 2 Buck converter error amplifier inverting input |
| 14 | VOUT2 | Output | Output Voltage Discharge Path | Channel 2 Buck converter output voltage discharge pin |

Table 1. 34716 Pin Definitions (continued)

A functional description of each pin can be found in the Functional Pin Description section beginning on [page 13](#).

| Pin Number | Pin Name | Pin Function | Formal Name | Definition |
|------------|--------------------------|--------------|-----------------------------|--|
| 15 | PGND2 | Ground | Power Ground | Channel 2 Buck converter and discharge MOSFETs power ground |
| 16 | SW2 | Output | Switching Node | Channel 2 Buck converter switching node |
| 17 | PVIN2 | Power | Power Input Voltage | Channel 2 Buck converter power input |
| 18 | BOOT2 | Input | Bootstrap Input | Channel 2 Bootstrap capacitor input pin |
| 19 | ILIM1 | Input | Soft Start Adjustment Input | Channel 1 soft start adjustment |
| 20 | NC | None | No Connect | No internal connections to this pin |
| 21 | FREQ | Input | Frequency Adjustment Input | The buck converters switching frequency adjustment input |
| 22,23 | VIN | Power | Input Supply Voltage | Power supply voltage of the IC |
| 24 | GND | Ground | Signal Ground | Analog ground of the IC |
| 25 | VDDI | Output | Internal Supply Voltage | Internal supply voltage output |
| 26 | $\overline{\text{STBY}}$ | Input | Standby Input | Standby mode input control pin |
| 27 | GND | Ground | Thermal Pad | Thermal pad for heat transfer. Connect the thermal pad to the analog ground and the ground plane for heat sinking. |

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Ratings | Symbol | Value | Unit |
|--|---------------------|-------------|------|
| ELECTRICAL RATINGS | | | |
| Input Supply Voltage (VIN) Pin | V_{IN} | -0.3 to 7.0 | V |
| High-side MOSFET Drain Voltage (PVIN1, PVIN2) Pins | P_{VIN} | -0.3 to 7.0 | V |
| Switching Node (SW1, SW2) Pins | V_{SW} | -0.3 to 7.0 | V |
| BOOT1, BOOT2 Pins (Referenced to SW1, SW2 Pins Respectively) | $V_{BOOT} - V_{SW}$ | -0.3 to 7.0 | V |
| \overline{PG} , VOUT1, VOUT2, \overline{SD} , and \overline{STBY} Pins | - | -0.3 to 7.0 | V |
| VDDI, FREQ, ILIM1, INV1, INV2, COMP1, COMP2, VREFIN, and VREFOUT Pins | - | -0.3 to 3.0 | V |
| Channel 1 Continuous Output Current ⁽¹⁾ | I_{OUT1} | +5.0 | A |
| Channel 2 Continuous Output Current ⁽¹⁾ | I_{OUT2} | ±3.0 | A |
| ESD Voltage ⁽²⁾ | | | V |
| Human Body Model | V_{ESD1} | ±2000 | |
| Machine Model (MM) | V_{ESD2} | ±200 | |
| Charge Device Model | V_{ESD3} | ±750 | |
| THERMAL RATINGS | | | |
| Operating Ambient Temperature ⁽³⁾ | T_A | -40 to 85 | °C |
| Storage Temperature | T_{STG} | -65 to +150 | °C |
| Peak Package Reflow Temperature During Reflow ^{(4), (5)} | T_{PPRT} | Note 5 | °C |
| Maximum Junction Temperature | $T_{J(MAX)}$ | +150 | °C |
| Power Dissipation ($T_A = 85^{\circ}\text{C}$) ⁽⁶⁾ | P_D | 2.03 | W |

Notes

- Continuous output current capability so long as T_J is $\leq T_{J(MAX)}$.
- ESD testing is performed in accordance with the Human Body Model (HBM) ($C_{ZAP} = 100$ pF, $R_{ZAP} = 1500$ Ω), the Machine Model (MM) ($C_{ZAP} = 200$ pF, $R_{ZAP} = 0$ Ω), and the Charge Device Model (CDM), Robotic ($C_{ZAP} = 4.0$ pF).
- The limiting factor is junction temperature, taking into account power dissipation, thermal resistance, and heatsinking.
- Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- Freescall's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxx enter 33xxx), and review parametrics.
- Maximum power dissipation at indicated ambient temperature.

Table 2. Maximum Ratings (continued)

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Ratings | Symbol | Value | Unit |
|---|-------------------|-------|------|
| THERMAL RESISTANCE⁽⁷⁾ | | | |
| Thermal Resistance, Junction to Ambient, Single-layer Board (1s) ⁽⁸⁾ | R _{θJA} | 93 | °C/W |
| Thermal Resistance, Junction to Ambient, Four-layer Board (2s2p) ⁽⁹⁾ | R _{θJMA} | 32 | °C/W |
| Thermal Resistance, Junction to Board ⁽¹⁰⁾ | R _{QJB} | 13.6 | °C/W |

Notes

- 7. The PVIN, SW, and PGND pins comprise the main heat conduction paths.
- 8. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board (JESD51-3) horizontal.
- 9. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal. There are thermal vias connecting the package to the two planes in the board. (per JESD51-5)
- 10. Thermal resistance between the device and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics

Characteristics noted under conditions $3.0\text{ V} \leq V_{\text{IN}} \leq 6.0\text{ V}$, $-40\text{ }^{\circ}\text{C} \leq T_{\text{A}} \leq 85\text{ }^{\circ}\text{C}$, $\text{GND} = 0\text{ V}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_{\text{A}} = 25\text{ }^{\circ}\text{C}$ under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|----------------|--------|-----|-----|-----|------|
|----------------|--------|-----|-----|-----|------|

IC INPUT SUPPLY VOLTAGE (VIN)

| | | | | | |
|--|--------------------|-----|---|-----|---------------|
| Input Supply Voltage Operating Range | V_{IN} | 3.0 | - | 6.0 | V |
| Input DC Supply Current ⁽¹¹⁾ (Normal Mode: $\overline{\text{SD}} = 1$ & $\overline{\text{STBY}} = 1$, Unloaded Outputs) | I_{IN} | - | - | 35 | mA |
| Input DC Supply Current ⁽¹¹⁾ (Standby Mode, $\overline{\text{SD}} = 1$ & $\overline{\text{STBY}} = 0$) | I_{INQ} | - | - | 25 | mA |
| Input DC Supply Current ⁽¹¹⁾ (Shutdown Mode, $\overline{\text{SD}} = 0$ & $\overline{\text{STBY}} = \text{X}$) | I_{INOFF} | - | - | 100 | μA |

INTERNAL SUPPLY VOLTAGE OUTPUT (VDDI)

| | | | | | |
|-------------------------------|------------------|------|-----|------|---|
| Internal Supply Voltage Range | V_{DDI} | 2.35 | 2.5 | 2.65 | V |
|-------------------------------|------------------|------|-----|------|---|

CHANNEL 1 BUCK CONVERTER (PVIN1, SW1, PGND1, BOOT1, INV1, COMP1, ILIM1)

| | | | | | |
|---|---------------------------|------|-----|------------------|------------------|
| CH 1 High-side MOSFET Drain Voltage Range | P_{VIN} | 2.5 | - | 6.0 | V |
| Output Voltage Adjustment Range ⁽¹²⁾ | V_{OUTH1} | 0.7 | - | 3.6 | V |
| Output Voltage Accuracy ^{(12),(13),(14)} | - | -1.0 | - | 1.0 | % |
| Line Regulation ⁽¹²⁾ (Normal Operation, $V_{\text{IN}} = 3.0$ to 6.0 V , $I_{\text{OUT1}} = +5.0\text{ A}$) | REG_{LN1} | -1.0 | - | 1.0 | % |
| Load Regulation ⁽¹²⁾ (Normal Operation, $I_{\text{OUT1}} = 0.0$ to 5.0 A) | REG_{LD1} | -1.0 | - | 1.0 | % |
| Error Amplifier Reference Voltage ⁽¹²⁾ | V_{REF1} | - | 0.7 | - | V |
| Output Under-voltage Threshold | V_{UVR1} | -8.0 | - | -1.5 | % |
| Output Over-voltage Threshold | V_{OVR1} | 1.5 | - | 8.0 | % |
| Continuous Output Current | I_{OUT1} | - | - | 5.0 | A |
| Over-current Limit | I_{LIM1} | - | 6.5 | - | A |
| Soft Start Adjusting Reference Voltage Range | V_{ILIM1} | 1.25 | - | V_{DDI} | V |
| Short-circuit Current Limit | I_{SHORT1} | - | 8.5 | - | A |
| High-side N-CH Power MOSFET (M4) $R_{\text{DS(on)}}$ ⁽¹²⁾ ($I_{\text{OUT1}} = 1.0\text{ A}$, $V_{\text{BOOT1}} - V_{\text{SW1}} = 3.3\text{ V}$) | $R_{\text{DS(on)HS1}}$ | 10 | - | 50 | $\text{m}\Omega$ |

Notes

- Section "MODES OF OPERATION", page 16 has a detailed description of the different operating modes of the 34716
- Design information only, this parameter is not production tested.
- Overall output accuracy is directly affected by the accuracy of the external feedback network, 1% feedback resistors are recommended.
- $\pm 1\%$ is assured at room temperature.

Table 3. Static Electrical Characteristics (continued)

Characteristics noted under conditions $3.0\text{ V} \leq V_{IN} \leq 6.0\text{ V}$, $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, $GND = 0\text{ V}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_A = 25\text{ }^{\circ}\text{C}$ under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|-----------------|------|-----|-----|------------------------|
| Low-side N-CH Power MOSFET (M5) $R_{DS(on)}$ ⁽¹⁵⁾ ($I_{OUT1} = 1.0\text{ A}$, $V_{IN} = 3.3\text{ V}$) | $R_{DS(on)LS1}$ | 10 | - | 50 | $m\Omega$ |
| M2 $R_{DS(on)}$ ($V_{IN} = 3.3\text{ V}$, M2 is on) | $R_{DS(on)M2}$ | 2.0 | - | 4.0 | Ω |
| SW1 Leakage Current (Standby and Shutdown modes) | I_{SW} | -10 | - | 10 | μA |
| PVIN1 Pin Leakage Current (Shutdown Mode) | I_{PVIN1} | -10 | - | 10 | μA |
| Error Amplifier DC Gain ⁽¹⁵⁾ | A_{EA} | - | 150 | - | dB |
| Error Amplifier Unit Gain Bandwidth ⁽¹⁵⁾ | $UGBW_{EA}$ | - | 3.0 | - | MHz |
| Error Amplifier Slew Rate ⁽¹⁵⁾ | SR_{EA} | - | 7.0 | - | $\text{V}/\mu\text{s}$ |
| Error Amplifier Input Offset ⁽¹⁵⁾ | $OFFSET_{EA}$ | -3.0 | 0 | 3.0 | mV |
| INV1 Pin Leakage Current | I_{INV1} | -1.0 | - | 1.0 | μA |
| Thermal Shutdown Threshold ⁽¹⁵⁾ | T_{SDFET1} | - | 170 | - | $^{\circ}\text{C}$ |
| Thermal Shutdown Hysteresis ⁽¹⁵⁾ | $T_{SDHYFET1}$ | - | 25 | - | $^{\circ}\text{C}$ |

CHANNEL 2 BUCK CONVERTER (PVIN2, SW2, PGND2, BOOT2, INV2, COMP2)

| | | | | | |
|---|-----------------|------|-----|------|-----------|
| CH 2 High-side MOSFET Drain Voltage Range | P_{VIN} | 2.5 | - | 6.0 | V |
| Output Voltage Adjustment Range ^{(15),(19)} | V_{OUTH2} | 0.7 | - | 1.35 | V |
| Output Voltage Accuracy ^{(15),(16),(17)} | - | -1.0 | - | 1.0 | % |
| Line Regulation ⁽¹⁵⁾ (Normal Operation, $V_{IN} = 3.0\text{ to }6.0\text{ V}$, $I_{OUT2} = \pm 3.0\text{ A}$) | REG_{LN2} | -1.0 | - | 1.0 | % |
| Load Regulation ⁽¹⁵⁾ (Normal Operation, $I_{OUT2} = -3.0\text{ to }3.0\text{ A}$) | REG_{LD2} | -1.0 | - | 1.0 | % |
| Error Amplifier Common Mode Voltage Range ^{(15),(18)} | V_{REF2} | 0.0 | - | 1.35 | V |
| Output Under-voltage Threshold | V_{UVR2} | -8.0 | - | -1.5 | % |
| Output Over-voltage Threshold | V_{OVR2} | 1.5 | - | 8.0 | % |
| Continuous Output Current | I_{OUT2} | -3.0 | - | 3.0 | A |
| Over-current Limit (Sinking and Sourcing) | I_{LIM2} | - | 4.0 | - | A |
| Short-circuit Current Limit (Sinking and Sourcing) | I_{SHORT2} | - | 6.5 | - | A |
| High-side N-CH Power MOSFET (M6) $R_{DS(on)}$ ⁽¹⁵⁾ ($I_{OUT2} = 1.0\text{ A}$, $V_{BOOT2} - V_{SW2} = 3.3\text{ V}$) | $R_{DS(on)HS2}$ | 10 | - | 50 | $m\Omega$ |
| Low-side N-CH Power MOSFET (M7) $R_{DS(on)}$ ⁽¹⁵⁾ ($I_{OUT2} = 1.0\text{ A}$, $V_{IN} = 3.3\text{ V}$) | $R_{DS(on)LS2}$ | 10 | - | 50 | $m\Omega$ |

Notes

15. Design information only, this parameter is not production tested.
16. Overall output accuracy is directly affected by the accuracy of the external feedback network, 1% feedback resistors are recommended
17. $\pm 1\%$ is assured at room temperature
18. The 1% output voltage regulation is only guaranteed for a common mode voltage range greater than or equal to 0.7 V
19. If a $V_{OUT} = 0.6\text{ V}$ is desired, make sure V_{IN} is kept below 3.6 V and the Switching Frequency FSW is lower than 600 kHz to allow enough room for output regulation

Table 3. Static Electrical Characteristics (continued)

Characteristics noted under conditions $3.0\text{ V} \leq V_{\text{IN}} \leq 6.0\text{ V}$, $-40\text{ }^{\circ}\text{C} \leq T_{\text{A}} \leq 85\text{ }^{\circ}\text{C}$, $\text{GND} = 0\text{ V}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_{\text{A}} = 25\text{ }^{\circ}\text{C}$ under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|--|-----------------------------|------|-----|-----|------------------------|
| M3 $R_{\text{DS(on)}}$ ($V_{\text{IN}} = 3.3\text{ V}$, M3 is on) | $R_{\text{DS(on)M3}}$ | 2.0 | - | 4.0 | Ω |
| SW2 Leakage Current (Standby and Shutdown modes) | I_{SW} | -10 | - | 10 | A |
| PVIN2 Pin Leakage Current (Standby and Shutdown Modes) | I_{PVIN2} | -10 | - | 10 | μA |
| Error Amplifier DC Gain ⁽²⁰⁾ | A_{EA} | - | 150 | - | dB |
| Error Amplifier Unit Gain Bandwidth ⁽²⁰⁾ | UGBW_{EA} | - | 3.0 | - | MHz |
| Error Amplifier Slew Rate ⁽²⁰⁾ | SR_{EA} | - | 7.0 | - | $\text{V}/\mu\text{s}$ |
| Error Amplifier Input Offset ⁽²⁰⁾ | $\text{OFFSET}_{\text{EA}}$ | -3.0 | 0 | 3.0 | mV |
| INV2 Pin Leakage Current | I_{INV2} | -1.0 | - | 1.0 | μA |
| Thermal Shutdown Threshold ⁽²⁰⁾ | T_{SDFET2} | - | 170 | - | $^{\circ}\text{C}$ |
| Thermal Shutdown Hysteresis ⁽²⁰⁾ | T_{SDHYFET2} | - | 25 | - | $^{\circ}\text{C}$ |

OSCILLATOR (FREQ)

| | | | | | |
|--|-------------------|-----|---|------------------|---|
| Oscillator Frequency Adjusting Reference Voltage Range | V_{FREQ} | 0.0 | - | V_{DDI} | V |
|--|-------------------|-----|---|------------------|---|

TRACKING (VREFIN, VREFOUT, VOUT1, VOUT2)

| | | | | | |
|--|------------------------|------|----|------|---------------|
| VREFIN External Reference Voltage Range ⁽²⁰⁾ | V_{REFIN} | 0.0 | - | 2.7 | V |
| VREFOUT Buffered Reference Voltage Range | V_{REFOUT} | 0.0 | - | 1.35 | V |
| VREFOUT Buffered Reference Voltage Accuracy ⁽²¹⁾ | - | -1.0 | - | 1.0 | % |
| VREFOUT Buffered Reference Voltage Current Capability | I_{REFOUT} | 0.0 | - | 8.0 | mA |
| VREFOUT Buffered Reference Voltage Over-current Limit | $I_{\text{REFOUTLIM}}$ | - | 11 | - | mA |
| VREFOUT Total Discharge Resistance ⁽²⁰⁾ | $R_{\text{TDR(M10)}}$ | - | 50 | - | Ω |
| VOUT1 Total Discharge Resistance ⁽²⁰⁾ | $R_{\text{TDR(M8)}}$ | - | 50 | - | Ω |
| VOUT2 Total Discharge Resistance ⁽²⁰⁾ | $R_{\text{TDR(M9)}}$ | - | 50 | - | Ω |
| VOUT2 Pin Leakage Current (Standby Mode, $V_{\text{OUT2}} = 3.6\text{ V}$) | I_{VOUTLKG2} | -1.0 | - | 1.0 | μA |

CONTROL AND SUPERVISORY ($\overline{\text{STBY}}$, $\overline{\text{SD}}$, $\overline{\text{PG}}$)

| | | | | | |
|--|---------------------|-----|---|-----|------------------|
| $\overline{\text{STBY}}$ High Level Input Voltage | V_{STBYHI} | 2.0 | - | - | V |
| $\overline{\text{STBY}}$ Low Level Input Voltage | V_{STBYLO} | - | - | 0.4 | V |
| $\overline{\text{STBY}}$ Pin Internal Pull-up Resistor | R_{STBYUP} | 1.0 | - | 2.0 | $\text{M}\Omega$ |
| $\overline{\text{SD}}$ High Level Input Voltage | V_{SDHI} | 2.0 | - | - | V |
| $\overline{\text{SD}}$ Low Level Input Voltage | V_{SDLO} | - | - | 0.4 | V |
| $\overline{\text{SD}}$ Pin Internal Pull-up Resistor | R_{SDUP} | 1.0 | - | 2.0 | $\text{M}\Omega$ |
| $\overline{\text{PG}}$ Low Level Output Voltage ($I_{\text{PG}} = 3.0\text{ mA}$) | V_{PGLO} | - | - | 0.4 | V |
| $\overline{\text{PG}}$ Pin Leakage Current (M1 is off, Pulled up to V_{IN}) | I_{PGLKG} | - | - | 1.0 | μA |

Notes

20. Design information only, this parameter is not production tested.
21. The 1% accuracy is only guaranteed for V_{REFOUT} greater than or equal to 0.7 V at room temperature.

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 4. Dynamic Electrical Characteristics

Characteristics noted under conditions $3.0\text{ V} \leq V_{\text{IN}} \leq 6.0\text{ V}$, $-40\text{ }^{\circ}\text{C} \leq T_{\text{A}} \leq 85\text{ }^{\circ}\text{C}$, $\text{GND} = 0\text{ V}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_{\text{A}} = 25\text{ }^{\circ}\text{C}$ under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|----------------|--------|-----|-----|-----|------|
|----------------|--------|-----|-----|-----|------|

CHANNEL 1 BUCK CONVERTER (PVIN1, SW1, PGND1, BOOT1, INV1, COMP1, ILIM1)

| | | | | | |
|--|-----------------------|------------------|--------------------------|------------------|---------------|
| Switching Node (SW1) Rise Time ⁽²²⁾ ($P_{\text{VIN}} = 3.3\text{ V}$, $I_{\text{OUT1}} = 5.0\text{ A}$) | t_{RISE1} | - | 8.0 | - | ns |
| Switching Node (SW1) Fall Time ⁽²²⁾ ($P_{\text{VIN}} = 3.3\text{ V}$, $I_{\text{OUT1}} = 5.0\text{ A}$) | t_{FALL1} | - | 5.0 | - | ns |
| Minimum OFF Time | t_{OFFMIN} | - | 150 | - | ns |
| Minimum ON Time | t_{ONMIN} | - | 0 ⁽²³⁾ | - | ns |
| Soft Start Duration (Normal Mode) ILIM1: 1.25 to 1.49 V 1.5 to 1.81 V 1.82 to 2.13 V 2.14 to 2.5 V | t_{SS1} | - - - - | 3.2 1.6 0.8 0.4 | - - - - | ms |
| Over-current Limit Timer | t_{LIM1} | - | 10 | - | ms |
| Over-current Limit Retry Timeout Period | t_{TIMEOUT1} | 80 | - | 120 | ms |
| Output Under-voltage/Over-voltage Filter Delay Timer | t_{FILTER1} | 5.0 | - | 25 | μs |

CHANNEL 2 BUCK CONVERTER (PVIN2, SW2, PGND2, BOOT2, INV2, COMP2)

| | | | | | |
|--|-----------------------|-----|------|-----|---------------|
| Switching Node (SW2) Rise Time ⁽²²⁾ ($P_{\text{VIN}} = 3.3\text{ V}$, $I_{\text{OUT2}} = \pm 3.0\text{ A}$) | t_{RISE2} | - | 28 | - | ns |
| Switching Node (SW2) Fall Time ⁽²²⁾ ($P_{\text{VIN}} = 3.3\text{ V}$, $I_{\text{OUT2}} = \pm 3.0\text{ A}$) | t_{FALL2} | - | 12.0 | - | ns |
| Minimum OFF Time | t_{OFFMIN} | - | 150 | - | ns |
| Minimum ON Time | t_{ONMIN} | - | 180 | - | ns |
| Soft Start Duration (Normal Mode) | t_{SS2} | - | 1.6 | - | ms |
| Over-current Limit Timer | t_{LIM2} | - | 10 | - | ms |
| Over-current Limit Retry Timeout Period | t_{TIMEOUT2} | 80 | - | 120 | ms |
| Output Under-voltage/Over-voltage Filter Delay Timer | t_{FILTER2} | 5.0 | - | 25 | μs |

OSCILLATOR (FREQ)⁽²⁴⁾

| | | | | | |
|--|-----------------|-----|-----|------|-----|
| Oscillator Default Switching Frequency ($\text{FREQ} = \text{GND}$) | f_{SW} | - | 1.0 | - | MHz |
| Oscillator Switching Frequency Range | f_{SW} | 200 | - | 1000 | kHz |

Notes

22. Design information only, this parameter is not production tested.
23. The regulator has the ability to enter into pulse skip mode when the inductor current ripple reaches the threshold for the LS zero detect, which has a typical value of 500 mA.
24. Oscillator Frequency tolerance is $\pm 10\%$.

Table 4. Dynamic Electrical Characteristics (continued)

Characteristics noted under conditions $3.0\text{ V} \leq V_{IN} \leq 6.0\text{ V}$, $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$, $\text{GND} = 0\text{ V}$, unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_A = 25\text{ }^{\circ}\text{C}$ under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Typ | Max | Unit |
|--|----------------------|-----|-----|-----|------|
| CONTROL AND SUPERVISORY ($\overline{\text{STBY}}$, $\overline{\text{SD}}$, $\overline{\text{PG}}$) | | | | | |
| PG Reset Delay | t_{PGRESET} | 8.0 | - | 12 | ms |
| Thermal Shutdown Retry Timeout Period ⁽²⁵⁾ | t_{TIMEOUT} | 80 | - | 120 | ms |
| Minimum OFF Time | t_{OFFMIN} | - | 150 | - | ns |
| Minimum ON Time | t_{ONMIN} | - | 100 | - | ns |

Notes

25. Design information only, this parameter is not production tested.

ELECTRICAL PERFORMANCE CURVES




Figure 4. % Efficiency vs. I_{OUT}




Figure 5. % Efficiency vs. I_{OUT}

FUNCTIONAL DESCRIPTION

INTRODUCTION

In modern microprocessor/memory applications, address commands and control lines require system level termination to a voltage (V_{TT}) equal to $1/2$ the memory supply voltage (V_{DDQ}). Having the termination voltage at midpoint, the power supply insures symmetry for switching times. Also, a reference voltage (V_{REF}) that is free of any noise or voltage variations is needed for the DDR SDRAM input receiver, V_{REF} is also equal to $1/2 V_{DDQ}$. Varying the V_{REF} voltage will effect the setup and hold time of the memory. To comply with DDR requirements and to obtain best performance, V_{TT} and V_{REF} need to be tightly regulated to track $1/2 V_{DDQ}$ across voltage, temperature, and noise margins. V_{TT} should track any variations in the DC V_{REF} value ($V_{TT} = V_{REF} \pm 40$ mV), (See [Figure 6](#)) for a DDR system level diagram.

The 34716 supplies the V_{DDQ} , V_{TT} and a buffered V_{REF} output. To ensure compliance with DDR specifications, the V_{DDQ} line is applied to the VREFIN pin and divided by 2 internally through a precision resistor divider. This internal voltage is then used as the reference voltage for the V_{TT} output. The same internal voltage is also buffered to give the V_{REF} voltage at the VREFOUT pin for the application to use without the need for an external resistor divider. The 34716 provides the tight voltage regulation and power sequencing/tracking required along with handling the DDR peak transient current requirements. It gives the user a complete DDR power supply solution with optimum performance. Buffering the V_{REF} output helps its immunity against noise and load changes.

The 34716 utilizes a voltage mode synchronous buck switching converter topology with integrated low $R_{DS(on)}$ (50 m Ω) N-channel power MOSFETs to provide an output voltage with an accuracy of less than $\pm 2.0\%$ output voltage. It has a programmable switching frequency that allows for flexibility and optimization over the operating conditions and can operate at up to 1.0 MHz to significantly reduce the external components size and cost. The 34716 can supply up to 5.0 A from one output and sink and source up to 3.0 A of continuous current from the other output. It provides protection against output over-current, over-voltage, under-voltage, and over-temperature conditions. It also protects the system from short-circuit events. It incorporates a power good output signal to alert the host when a fault occurs.

For boards that support the Suspend-To-RAM (S3) and the Suspend-To-Disk (S5) states, the 34716 offers the \overline{STBY} and the \overline{SD} pins respectively. Pulling any of these pins low, puts the IC in the corresponding state.

By integrating the control/supervisory circuitry along with the Power MOSFET switches for the buck converter into a space-efficient package, the 34716 offers a complete, small-size, cost-effective, and simple solution to satisfy the needs of DDR memory applications.

Besides DDR memory termination, the 34716 can be used to supply termination for other active buses and graphics card memory. It can be used in Netcom/Telecom applications like servers. It can also be used in desktop motherboards, game consoles, set top boxes, and high end high definition TVs.




Figure 6. DDR System Level Diagram

FUNCTIONAL PIN DESCRIPTION

BOOTSTRAP INPUT (BOOT1, BOOT2)

Bootstrap capacitor input pin. Connect a capacitor (as discussed in [Bootstrap capacitor on page 24](#)) between this pin and the SW pin of the respective channel to enhance the gate of the high-side Power MOSFET during switching.

POWER INPUT VOLTAGE (PVIN1, PVIN2)

Buck converter power input voltage. This is the drain of the buck converter high-side power MOSFET.

SWITCHING NODE (SW1, SW2)

Buck converter switching node. This pin is connected to the output inductor.

POWER GROUND (PGND1, PGND2)

Buck converter and discharge MOSFETs power ground. It is the source of the buck converter low-side power MOSFET.

COMPENSATION INPUT (COMP1, COMP2)

Buck converter external compensation network connects to this pin. Use a type III compensation network.

ERROR AMPLIFIER INVERTING INPUT (INV1, INV2)

Buck converter error amplifier inverting input. Connect the V_{DDQ} voltage (channel 1) to INV1 pin through a resistor divider and connect the V_{TT} voltage (channel 2) directly to INV2 pin.

OUTPUT VOLTAGE DISCHARGE PATH (VOUT1, VOUT2)

Buck converters output voltage are connected to these pins. It only serves as the output discharge path once the \overline{SD} signal is asserted.

INTERNAL SUPPLY VOLTAGE OUTPUT (VDDI)

This is the output of the internal bias voltage regulator. Connect a 1.0 μF , 6.0 V low ESR ceramic filter capacitor between this pin and the GND pin. Filtering any spikes on this output is essential to the internal circuitry stable operation.

SIGNAL GROUND (GND)

Analog ground of the IC. Internal analog signals are referenced to this pin voltage.

INPUT SUPPLY VOLTAGE (VIN)

IC power supply input voltage. Input filtering is required for the device to operate properly.

POWER GOOD OUTPUT SIGNAL (\overline{PG})

This is an active low open drain output that is used to report the status of the device to a host. This output activates after a successful power up sequence and stays active as long as the device is in normal operation and is not experiencing any faults. This output activates after a 10ms delay and must be pulled up by an external resistor to a supply voltage like V_{IN} .

STANDBY INPUT (\overline{STBY})

If this pin is tied to the GND pin, the device will be in Standby mode. If left unconnected or tied to the VIN pin, the device will be in Normal mode. The pin has an internal pull-up of 1.5 M Ω . This input accepts the S3 (Suspend-To-RAM) control signal.

SHUTDOWN INPUT (\overline{SD})

If this pin is tied to the GND pin, the device will be in Shutdown Mode. If left unconnected or tied to the VIN pin, the device will be in Normal mode. The pin has an internal pull-up of 1.5 M Ω . This input accepts the S5 (Suspend-To-Disk) control signal.

REFERENCE VOLTAGE OUTPUT (VREFOUT)

This is a buffered reference voltage output that is equal to $1/2 V_{REFIN}$. It has a 10 mA current drive capability. This output is used as the V_{REF} voltage rail and should be filtered against any noise. Connect a 0.1 μF , 6.0 V low ESR ceramic filter capacitor between this pin and the GND pin and between this pin and V_{DDQ} rail. V_{REFOUT} is also used as the reference voltage for the buck converter error amplifier.

REFERENCE VOLTAGE INPUT (VREFIN)

The output of channel two will track 1/2 the voltage applied at this pin.

FREQUENCY ADJUSTMENT INPUT (FREQ)

The buck converters switching frequency can be adjusted by connecting this pin to an external resistor divider between VDDI and GND pins. The default switching frequency (FREQ pin connected to ground, GND) is set at 1.0 MHz.

CHANNEL 1 SOFT START ADJUSTMENT INPUT (ILIM1)

Channel one Soft Start can be adjusted by applying a voltage between 1.25 V and V_{DDI} .

FUNCTIONAL INTERNAL BLOCK DESCRIPTION




Figure 7. Block Illustration

INTERNAL BIAS CIRCUITS

This block contains all circuits that provide the necessary supply voltages and bias currents for the internal circuitry. It consists of:

- Internal voltage supply regulator: This regulator supplies the V_{DDI} voltage that is used to drive the digital/analog internal circuits. It is equipped with a Power-On-Reset (POR) circuit that watches for the right regulation levels. External filtering is needed on the VDDI pin. This block will turn off during the shutdown mode.
- Internal bandgap reference voltage: This supplies the reference voltage to some of the internal circuitry.
- Bias circuit: This block generates the bias currents necessary to run all of the blocks in the IC.

SYSTEM CONTROL AND LOGIC

This block is the brain of the IC where the device processes data and reacts to it. Based on the status of the \overline{STBY} and \overline{SD} pins, the system control reacts accordingly and orders the device into the right status. It also takes inputs from all of the monitoring/protection circuits and initiates power up or power down commands. It communicates with the buck converter to manage the switching operation and protects it against any faults.

OSCILLATOR

This block generates the clock cycles necessary to run the IC digital blocks. It also generates the buck converters switching frequency. The switching frequency can be programmed by connecting a resistor divider to the FREQ pin, between VDDI and GND pins (See [Figure 1](#), page 1).

PROTECTION FUNCTIONS

This block contains the following circuits:

- Over-current Limit and Short-circuit Detection: This block monitors the output of the buck converters for over-current conditions and short-circuit events and alerts the system control for further command.
- Thermal limit detection: This block monitors the temperature of the device for overheating events. If the temperature rises above the thermal shutdown threshold, this block will alert the system control for further commands.
- Output over-voltage and under-voltage monitoring: This block monitors the buck converters output voltages to ensure they are within regulation boundaries. If not, this block alerts the system control for further commands.

CONTROL AND SUPERVISORY FUNCTIONS

This block is used to interface with an outside host. It contains the following circuits:

- Standby Control Input: An outside host can put the 34716 device into standby mode (S3 or Suspend-To-RAM mode) by sending a logic "0" to the $\overline{\text{STBY}}$ pin.
- Shutdown Control Input: An outside host can put the 34716 device into shutdown mode (S5 or Suspend-To-Disk mode) by sending a logic "0" to the $\overline{\text{SD}}$ pin.
- Power Good Output Signal: The 34716 can communicate to an outside host that a fault has occurred by pulling the voltage on the $\overline{\text{PG}}$ pin high through a pull-up resistor.

TRACKING AND SEQUENCING

This block allows the output of channel 2 of the 34716 to track 1/2 the voltage applied at the V_{REFIN} pin. This allows the V_{REF} and V_{TT} voltages to track 1/2 V_{DDQ} and assures that none of them will be higher than V_{DDQ} at any point during normal operating conditions. For power down during a shutdown (S5) mode, the 34716 uses internal discharge MOSFETs (M8, M9, and M10 on [Figure 2](#), page 2) to discharge V_{DDQ} , V_{TT} , and V_{REF} respectively. These discharge MOSFETs are only active during shutdown mode. Using this block along with controlling the $\overline{\text{SD}}$ and $\overline{\text{STBY}}$ pins can offer the user the device for power sequencing by controlling when to turn the 34716 outputs on or off.

BUCK CONVERTER

This block provides the main function of the 34716: DC to DC conversion from an un-regulated input voltage to a regulated output voltage used by the loads for reliable operation. The buck converter is a high performance, fixed frequency (externally adjustable), Synchronous buck PWM voltage-mode control with a minimum on time of 100ns. It drives integrated 50 mΩ N-channel power MOSFETs saving board space and enhancing efficiency. The switching regulator output voltage is adjustable with an accuracy of less than ±2% to meet DDR requirements. The regulator's voltage control loop is compensated using a type III compensation network, with external components to allow for optimizing the loop compensation, for a wide range of operating conditions. A typical Bootstrap circuit with an internal PMOS switch is used to provide the voltage necessary to properly enhance the high-side MOSFET gate.

The 34716 is designed to address DDR memory power supplies. The integrated converter has the ability to supply up to 5.0 A out of channel 1 and sink and source up to 3.0 A of continuous current from channel 2, providing a full power supply solution for DDR applications.

FUNCTIONAL DEVICE OPERATION

OPERATIONAL MODES




Figure 8. Operation Modes Diagram

MODES OF OPERATION

The 34716 has three primary modes of operation:

Normal Mode

In normal mode, all functions and outputs are fully operational. To be in this mode, the V_{IN} needs to be within its operating range, both Shutdown and Standby inputs are high, and no faults are present. This mode consumes the most amount of power.

Standby Mode

This mode is predominantly used in Desktop memory solutions where the DDR supply is desired to be ACPI compliant (Advanced Configuration and Power Interface). When this mode is activated by pulling the \overline{STBY} pin low, V_{TT} is put in High Z state, $I_{OUT2} = 0 \text{ A}$ while V_{DDQ} and V_{REF} stay active. This is the S3 state Suspend-To-Ram or Self Refresh mode and it is the lowest DRAM power state. In this mode, the DRAM will preserve the data. While in this mode, the 34716 consumes less power than in the normal mode, because the buck converter and most of the internal blocks are disabled.

Shutdown Mode

In this mode, activated by pulling the \overline{SD} pin low, the chip is in a shutdown state and the outputs are all disabled and discharged. This is the S4/S5 power state or Suspend-To-Disk state, where the DRAM will lose all of its data content (no power supplied to the DRAM). The reason to discharge the V_{TT} and V_{REF} lines is to ensure upon exiting the shutdown mode that V_{TT} and V_{REF} are lower than V_{DDQ} , otherwise V_{TT} can remain floating high, and be higher than V_{DDQ} upon powering up. In this mode, the 34716 consumes the least amount of power since almost all of the internal blocks are disabled.

START-UP SEQUENCE

When power is first applied, the 34716 checks the status of the \overline{SD} and \overline{STBY} pins. If the device is in a shutdown mode, no block will power up and the output will not attempt to ramp. If the device is in a standby mode, only the V_{DDI} internal supply voltage and the bias

currents are established and no further activities will occur. Once the $\overline{\text{SD}}$ and $\overline{\text{STBY}}$ pins are released to enable the device, the internal V_{DDI} POR signal is also released. The rest of the internal blocks will be enabled, and the buck converters switching frequency and the V_{DDQ} Soft start values are determined by reading the FREQ and ILIM1 pins respectively. A soft start cycle is then initiated to ramp up the outputs. While channel 1 buck converter uses an internal reference, channel 2 converter error amplifier uses the voltage on the VREFOUT pin (V_{REF}) as its reference voltage. V_{REF} is equal to $1/2 V_{\text{DDQ}}$, where V_{DDQ} is applied to the VREFIN pin. This way, the 34716 assures that V_{REF} and V_{TT} voltages track $1/2 V_{\text{DDQ}}$ to meet DDR requirements.

Soft start is used to prevent the output voltage from overshooting during startup. At initial startup, the output capacitor is at zero volts; $V_{\text{OUT}} = 0 \text{ V}$. Therefore, the voltage across the inductor will be PV_{IN} during the capacitor charge phase which will create a very sharp di/dt ramp. Allowing the inductor current to rise too high can result in a large difference between the charging current and the actual load current that can result in an undesired voltage spike once the capacitor is fully charged. The soft start is active each time the IC goes out of standby or shutdown mode, power is recycled, or after a fault retry.

To fully take advantage of soft starting, it is recommended not to enable the V_{TT} output before introducing V_{DDQ} on the VREFIN pin. If this happens after a soft start cycle expires and the VREFIN voltage has a high dv/dt , the output will naturally track it immediately and ramp up with a fast dv/dt itself and that will defeat the purpose of soft starting. For reliable operation, it is best to have the V_{DDQ} voltage available before enabling the V_{TT} output.

After a successful start-up cycle where the device is enabled, no faults have occurred, and the output voltages have reached their regulation point, the 34716 pulls the power good output signal low after a 10 ms reset delay, to indicate to the host that the device is in normal operation.

PROTECTION FUNCTIONS

The 34716 monitors the application for several fault conditions to protect the load from overstress. The reaction of the IC to these faults ranges from turning off the outputs to just alerting the host that something is wrong. In the following paragraphs, each fault condition is explained:

Output Over-voltage

An over-voltage condition occurs once the output voltage goes higher than the rising over-voltage threshold (V_{OVR}). In this case, the power good output signal is pulled high, alerting the host that a fault is present, but the outputs will stay active. To avoid erroneous over-voltage conditions, a 20 μs filter is implemented. The buck converter will use its feedback loop to attempt to correct the fault. Once the output voltage falls below the falling over-voltage threshold (V_{OVF}), the fault is cleared and the power good output signal is pulled low, the device is back in normal operation. The condition is the same for both outputs.

Output Under-voltage

An under-voltage condition occurs once the output voltage falls below the falling under-voltage threshold (V_{UVF}). In this case, the power good output signal is pulled high, alerting the host that a fault is present, but the outputs will stay active. To avoid erroneous under-voltage conditions, a 20 μs filter is implemented. The buck converter will use its feedback loop to attempt to correct the fault. Once the output voltage rises above the rising under-voltage threshold (V_{UVR}), the fault is cleared and the power good output signal is pulled low, the device is back in normal operation. The condition is the same for both outputs.

Output Over-current

This block detects over-current in the Power MOSFETs of the buck converter. It is comprised of a sense MOSFET and a comparator for each channel. The sense MOSFET acts as a current detecting device by sampling a ratio of the load current. That sample is compared via the comparator with an internal reference to determine if the output is in over-current or not. If the peak current in the output inductor reaches the over-current limit (I_{LIM}), the converter will start a cycle-by-cycle operation to limit the current, and a 10 ms over-current limit timer (t_{LIM}) starts. The converter will stay in this mode of operation until one of the following occurs:

- The current is reduced back to the normal level before t_{LIM} expires, and in this case normal operation is regained.
- t_{LIM} expires without regaining normal operation, at which point the device turns off the output and the power good output signal is pulled high. At the end of a timeout period of 100 ms (t_{TIMEOUT}), the device will attempt another soft start cycle.
- The device reaches the thermal shutdown limit (T_{SDFET}) and turns off the output. The power good ($\overline{\text{PG}}$) output signal is pulled high.
- The output current keeps increasing until it reaches the short-circuit current limit (I_{SHORT}). See below for more details.

Short-circuit Current Limit

This block uses the same current detection mechanism as the over-current limit detection block. If the load current reaches the I_{SHORT} value, the device reacts by shutting down the output immediately. This is necessary to prevent damage in case of a permanent short-circuit. Then, at the end of a timeout period of 100 ms (t_{TIMEOUT}), the device will attempt another soft start cycle.

Thermal Shutdown

Each channel has its own thermal shutdown block. Thermal limit detection block monitors the temperature of the device and protects against excessive heating. If the temperature reaches the thermal shutdown threshold (T_{SDFET}), the converter output switches off and the power good output signal indicates a fault by pulling high. The device will stay in this state until the temperature has decreased by the hysteresis value and then After a timeout period ($T_{TIMEOUT}$) of 100 ms, the device will retry automatically and the output will go through a soft start cycle. If successful normal operation is regained, the power good output signal is asserted low to indicate that.

TYPICAL APPLICATIONS




Figure 9. 34716 Typical Application




Figure 10. 34716 Typical Application

CONFIGURING THE OUTPUT VOLTAGE:

Channel 1 of the 34716 is a general purpose DC-DC converter, the resistor divider to the -INV1 node is responsible for setting the output voltage, according to the following equation:

$$V_{OUT} = V_{REF} \left(\frac{R1}{R2} + 1 \right)$$

Where V_{REF} is the internal $V_{BG}=0.7$ V.

Channel 2 is a DDR specific voltage power supply, and the output voltage is given by the equation:

$$V_{TT} = \frac{V_{REFIN}}{2}$$

Where V_{REFIN} is equal to V_{DDQ} .

SWITCHING FREQUENCY CONFIGURATION

The switching frequency will have a value of 1.0 MHz by connecting the FREQ pin to the GND. If the smallest frequency value of 200 kHz is desired, then connect the FREQ pin to VDDI. To program the switching frequency to another value, an external resistor divider will be connected to the FREQ pin to achieve the voltages given by [Table 5](#).

Table 5. Frequency Selection

| FREQUENCY | VOLTAGE APPLIED TO PIN FREQ |
|-----------|-----------------------------|
| 200 | 2.341 – 2.500 |
| 253 | 2.185 - 2.340 |
| 307 | 2.029 - 2.184 |
| 360 | 1.873 - 2.028 |
| 413 | 1.717 – 1.872 |
| 466 | 1.561 – 1.716 |
| 520 | 1.405 - 1.560 |
| 573 | 1.249 - 1.404 |
| 627 | 1.093 - 1.248 |
| 680 | 0.936 - 1.092 |
| 733 | 0.781 - 0.936 |
| 787 | 0.625 - 0.780 |
| 840 | 0.469 - 0.624 |
| 893 | 0.313 - 0.468 |
| 947 | 0.157 - 0.312 |
| 1000 | 0.000 - 0.156 |

SOFT START ADJUSTMENT

Table 6 shows the voltage that should be applied to the ILIM1 pin to get the desired sort start timing on channel 1 only.

Table 6. Soft Start Configurations

| SOFT START [MS] | VOLTAGE APPLIED TO ILIM |
|-----------------|-------------------------|
| 3.2 | 1.19 - 1.49 V |
| 1.6 | 1.50 - 1.81 V |
| 0.8 | 1.82 - 2.13 V |
| 0.4 | 2.14 - 2.50 V |




Figure 11. Resistor Divider for Frequency and Soft Start Adjustment

SELECTING INDUCTOR

Inductor calculation process is the same for both Channels. The equation is the following:

$$L = D'_{MAX} * T * \frac{(V_{out} + I_{out} * (R_{ds(on)}_{ls} + r_w))}{\Delta I_{out}}$$

$$D'_{MAX} = 1 - \frac{V_{out}}{V_{in_max}}$$

Maximum Off Time Percentage

T

Switching Period

$R_{ds(on)}_{ls}$

Drain – to – Source
Resistance of FET

r_w

Winding Resistance of Inductor

$$\Delta I_{OUT} = 0.4 * I_{OUT}$$

Output Current Ripple

If channel 1 will be serving as power supply for channel 2, it is necessary to locate the LC poles at different frequencies in order to ensure that the input impedance of the second converter is always higher than the output impedance of the first converter, and thus, ensure system stability. This can be achieved by selecting different values for L1 and L2 slightly higher than the calculated value.

SELECTING THE OUTPUT FILTER CAPACITOR

For the output capacitor, the following considerations are most important and not the actual Farad value: the physical size, the ESR of the capacitor, and the voltage rating.

Calculate the minimum output capacitor using the following formula:

$$C_o = \frac{I_{OUT} * dt_{I_rise}}{TR * V_dip}$$

Transient Response percentage:

TR_%

(Use a recommended value of 2 to 4% to assure a good transient response.)

Maximum Transient Voltage:

$$TR_V_dip = V_{OUT} * TR_%$$

Maximum Current Step:

$$\Delta I_{out_step} = \frac{(V_{in_min} - V_{out}) * D_{max}}{F_{sw} * L}$$

Inductor Current Rise Time:

$$dt_{I_rise} = \frac{T * I_{OUT}}{\Delta I_{OUT_step}}$$

The following formula will be helpful to find the maximum allowed ESR.

$$ESR_{\max} = \frac{\Delta V_{OUT} * F_{sw} * L}{V_{OUT}(1 - D \min)}$$

The effects of the ESR is often neglected by the designers and may present a hidden danger to the ultimate supply stability. Poor quality capacitors have widely disparate ESR value, which can make the closed loop response inconsistent.

BOOTSTRAP CAPACITOR

The bootstrap capacitor is needed to supply the gate voltage for the high-side MOSFET. This N-Channel MOSFET needs a voltage difference between its gate and source to be able to turn on. The high-side MOSFET source is the SW node, so it is not at ground and it is floating and shifting in voltage. We cannot just apply a voltage directly to the gate of the high-side that is referenced to ground. We need a voltage referenced to the SW node. This is why the bootstrap capacitor is needed. This capacitor charges during the high- side off time. Since the low-side will be on during that time, the SW node and the bottom of the bootstrap capacitor will be connected to ground, and the top of the capacitor will be connected to a voltage source. The capacitor will charge up to that voltage source (for example 5.0 V). Now when the low- side MOSFET switches off and the high-side MOSFET switches on, the SW nodes rise to V_{IN} , and the voltage on the boot pin will be $V_{CAP} + V_{IN}$. The gate of the high-side will have V_{CAP} across it and it will be able to stay enhanced. A 0.1 μf capacitor is a good value for this bootstrap element.

TYPE III COMPENSATION NETWORK

Power supplies are desired to offer accurate and tight regulation output voltages. A high DC gain is required to accomplish this, but with high gain comes the possibility of instability. The purpose of adding compensation to the internal error amplifier is to counteract some of the gains and phases contained in the control-to-output transfer function that could jeopardized the stability of the power supply. The Type III compensation network used for 34716 is comprised of two poles (one integrator and one high frequency, to cancel the zero generated from the ESR of the output capacitor) and two zeros to cancel the two poles generated from the LC filter as shown in [Figure 12](#).




Figure 12. Type III Compensation Network

1. Choose a value for R1 (R2only applies to Channel 1)
2. Consider a Crossover frequency of one tenth of the switching frequency, set the Zero pole frequency to $F_{cross}/10$

$$F_{P0} = \frac{1}{10} F_{CROSS} = \frac{1}{2\pi * R_1 C_F}$$

$$C_F = \frac{1}{2\pi * R_1 F_{P0}}$$

3. Knowing the LC frequency, the Frequency of Zero 1 and Zero 2 in the compensation network is equal to F_{LC}

$$F_{LC} = \frac{1}{2\pi\sqrt{L_X C_{OX}}} = F_{Z1} = F_{Z2}$$

$$F_{Z1} = \frac{1}{2\pi * R_F C_F} \quad F_{Z2} = \frac{1}{2\pi * R_1 C_S}$$

This gives the result

$$R_F = \frac{1}{2\pi * C_F F_{Z1}} \quad C_S = \frac{1}{2\pi * R_1 F_{Z2}}$$

4. Calculate R_S by placing the first pole at the ESR zero frequency

$$F_{ESR} = \frac{1}{2\pi * C_{OX} * ESR} = F_{P1}$$

$$F_{P1} = \frac{1}{2\pi * R_S C_S} \rightarrow R_S = \frac{1}{2\pi * F_{P1} C_S}$$

5. Equating pole 2 to 5 times the Crossover Frequency to achieve a faster response and a proper phase margin

$$5 * F_{CROSS} = F_{P2} = \frac{1}{2\pi * R_F \frac{C_F C_X}{C_F + C_X}} \rightarrow$$

$$C_X = \frac{C_F}{2\pi * R_F C_F F_{P2} - 1}$$

TRACKING CONFIGURATIONS

The 34716 allows default Ratiometric tracking on channel 2 by connecting VDDQ to the VREFIN pin. It has an internal resistor divider that allows an output of VDDQ/2.

LAYOUT GUIDELINES

The layout of any switching regulator requires careful consideration. First, there are high di/dt signals present, and the traces carrying these signals need to be kept as short and as wide as possible to minimize the trace inductance, and therefore reduce the voltage spikes they can create. To do this, an understanding of the major current carrying loops is important. See [Figure 13](#). These loops, and their associated components, should be placed in such a way as to minimize the loop size to prevent coupling to other parts of the circuit. Also, the current carrying power traces and their associated return traces should run adjacent to one another, to minimize the amount of noise coupling. If sensitive traces must cross the current carrying traces, they should be made perpendicular to one another to reduce field interaction.

Second, small signal components which connect to sensitive nodes need consideration. The critical small signal components are the ones associated with the feedback circuit. The high impedance input of the error amp is especially sensitive to noise, and the feedback and compensation components should be placed as far from the switch node, and as close to the input of the error amplifier as possible. Other critical small signal components include the bypass capacitors for VIN, VREFIN, and VDDI. Locate the bypass capacitors as close to the pin as possible.

The use of a multi-layer printed circuit board is recommended. Dedicate one layer, usually the layer under the top layer, as a ground plane. Make all critical component ground connections with vias to this layer. Make sure that the power grounds, PGND1 and PGND2 are connected directly to the ground plane and not routed through the thermal pad or analog ground. Dedicate another layer as a power plane and split this plane into local areas for common voltage nets.

The IC input supply (VIN) should be connected with a dedicated trace to the input supply. This will help prevent noise on the buck regulator's power inputs (PVIN1 and PVIN2) from injecting switching noise into the IC's analog circuitry.

In order to effectively transfer heat from the top layer to the ground plane and other layers of the printed circuit board, thermal vias need to be used in the thermal pad design. It is recommended that 5 to 9 vias be spaced evenly and have a finished diameter of 0.3 mm.





Figure 13. Current Loop


PACKAGING

PACKAGING DIMENSIONS



| | | |
|---|---------------------------------|----------------------------|
| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE |
| TITLE: QFN, THERMALLY ENHANCED, 5 X 5 X 0.9, 0.5 PITCH, 26 TERMINAL | DOCUMENT NO: 98ASA00702D REV: 0 | |
| | STANDARD: NON-JEDEC | |
| | 01 APR 2014 | |

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. THIS IS A NON-JEDEC REGISTERED PACKAGE.
- 4.  COPLANARITY APPLIES TO LEADS AND DIE ATTACH FLAG.
- 5. MIN. METAL GAP SHOULD BE 0.2 MM.

| | | |
|---|--------------------------------------|----------------------------|
| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICAL OUTLINE | PRINT VERSION NOT TO SCALE |
| TITLE: QFN, THERMALLY ENHANCED, 5 X 5 X 0.9, 0.5 PITCH, 26 TERMINAL | DOCUMENT NO: 98ASA00702D REV: 0 | |
| | STANDARD: NON-JEDEC | |
| | 01 APR 2014 | |

REVISION HISTORY

| REVISION | DATE | DESCRIPTION OF CHANGES |
|----------|---------|--|
| 1.0 | 2/2006 | <ul style="list-style-type: none"> Pre-release version Implemented Revision History page |
| 2.0 | 2/2007 | <ul style="list-style-type: none"> Initial release Converted format from Market Assessment to Product Preview Major updates to the data, form, and style |
| 3.0 | 5/2007 | <ul style="list-style-type: none"> Changed Feature from 2% to 1%, relabeled to include soft start Change references for 45 mΩ Integrated N-Channel Power MOSFETs to 50 mΩ Removed Machine Model in Maximum Ratings Changed Input DC Supply Current⁽¹¹⁾, Input DC Supply Current⁽¹¹⁾, and Input DC Supply Current⁽¹¹⁾ Added CH 1 High-side MOSFET Drain Voltage Range Changed Output Voltage Accuracy⁽¹²⁾,⁽¹³⁾,⁽¹⁴⁾ Changed Soft Start Adjusting Reference Voltage Range and Short-circuit Current Limit Changed High-side N-CH Power MOSFET (M4) RDS(on)⁽¹²⁾ and Low-side N-CH Power MOSFET (M5) RDS(on)⁽¹⁵⁾ Changed M2 RDS(on) and PVIN1 Pin Leakage Current Added CH 2 High-side MOSFET Drain Voltage Range Changed Output Voltage Accuracy⁽¹⁵⁾,⁽¹⁶⁾,⁽¹⁷⁾ Changed Short-circuit Current Limit (Sinking and Sourcing) Changed High-side N-CH Power MOSFET (M6) RDS(on)⁽¹⁵⁾ and Low-side N-CH Power MOSFET (M7) RDS(on)⁽¹⁵⁾ Changed M3 RDS(on) and PVIN2 Pin Leakage Current Changed VREFOUT Buffered Reference Voltage Accuracy⁽²¹⁾, VREFOUT Buffered Reference Voltage Current Capability, and VREFOUT Buffered Reference Voltage Over-current Limit Changed STBY Pin Internal Pull-up Resistor and SD Pin Internal Pull-up Resistor Changed Soft Start Duration (Normal Mode) Changed Over-current Limit Retry Timeout Period and Output Under-voltage/Over-voltage Filter Delay Timer Changed Oscillator Default Switching Frequency, PG Reset Delay, and Thermal Shutdown Retry Timeout Period⁽²⁵⁾ Changed definition for Channel 1 Soft Start ADJUSTment input (ILIM1) Changed drawings in 34716 Typical Application Changed table for Soft Start Adjustment Removed PC34716EP/R2 from the ordering information and added MC34716EP/R2 Changed data sheet status to Advance Information |
| 4.0 | 12/2008 | <ul style="list-style-type: none"> Made changes to Switching Node (SW1, SW2) Pins, BOOT1, BOOT2 Pins (Referenced to SW1, SW2 Pins Respectively), Output Under-voltage Threshold, Output Over-voltage Threshold, Both channels of High-side N-CH Power MOSFET (M4) RDS(on)⁽¹²⁾, Both channels of Low-side N-CH Power MOSFET (M5) RDS(on)⁽¹⁵⁾, Charge Device Model Added Machine Model (MM), Both channels of SW2 Leakage Current (Standby and Shutdown modes), Both channels of (Error Amplifier DC Gain⁽¹⁵⁾, Error Amplifier Unit Gain Bandwidth⁽¹⁵⁾, Error Amplifier Slew Rate⁽¹⁵⁾, Error Amplifier Input Offset⁽¹⁵⁾) Fixed drawing for Type III Compensation Network Added pin 27 to Figure 3 and the 34716 Pin Definitions Added the section Layout Guidelines |
| 5.0 | 4/2012 | <ul style="list-style-type: none"> Changed typical for Minimum ON Time on page 10 |
| 6.0 | 12/2014 | <ul style="list-style-type: none"> Updated case outline (changed 98ASA10728D to 98ASA00702D) as per PCN 16331 |
| 7.0 | 3/2015 | <ul style="list-style-type: none"> Added note ⁽¹⁹⁾ to Static Electrical Characteristics |

How to Reach Us:**Home Page:**freescale.com**Web Support:**freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. SMARTMOS is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2015 Freescale Semiconductor, Inc.

Document Number: MC34716
Rev 7.0
3/2015

