<ul> <li>Enhanced high level language (C) and multi-tasking support instructions</li> </ul>	(Continued)
Use of a system stack pointer	
Symmetrical instruction set and barrel shift instructions	
<ul> <li>Program patch function (for two address pointers)</li> </ul>	
<ul> <li>Enhanced execution speed : 4 byte instruction queue</li> </ul>	
Enhanced interrupt function	
Up to eight programmable priority levels	
External interrupt inputs : 8 lines	
Automatic data transmission function independent of CPU operation	
Up to 16 channels for the extended intelligent I/O service	
DTP request inputs : 8 lines	
Internal ROM     FLACH - CALL -	- 400 4 \
FLASH : 64Kbyte with flash security (MB90F462/F462A), 128Kbyte with flash security (MB90F	·463A)
MASKROM : 64 Kbyte (MB90462/467) • Internal RAM	
EVA : 8 Kbyte FLASH : 2 Kbyte	
MASKROM : 2 Kbyte	
General-purpose ports	
Up to 51 channels (Input pull-up resistor settable for : 16 channels)	
<ul> <li>A/D Converter (RC) : 8 ch</li> </ul>	
8/10-bit resolution selectable	
Conversion time : 6.13 μs (Min) , 16 MHz operation	
• UART : 2 channels	
<ul> <li>16 bit PPG : 3 channels (MB90460 series), 2 channels (MB90465 series)</li> </ul>	
Mode switching function provided (PWM mode or one-shot mode)	
Can be worked with a multi-functional timer, a multi-pulse generator (MB90460 series only) or	individually
16 bit reload timer : 2 channels	
Can be worked with multi-pulse generator (MB90460 series only) or individually	
<ul> <li>16-bit PWC timer : 2 channels (MB90460 series), 1 channel (MB90465 series)</li> </ul>	
Multi-functional timer	
Input capture : 4 channels	
Output compare with selectable buffer : 6 channels	
Free-run timer with up or up/down mode selection and selectable buffer : 1 channel	
16-bit PPG : 1 channel	
Waveform generator: (16-bit timer: 3 channels, 3-phase waveform or dead time)	
Multi-pulse generator	
16-bit PPG : 1 channel (MB90460 series only) 16-bit reload timer : 1 channel	
Waveform sequencer: (16-bit timer with buffer and compare clear function) (MB90460 series	
<ul> <li>Time-base counter/watchdog timer : 18-bit</li> </ul>	only)
Low-power consumption mode :	
Sleep mode	
Stop mode	
CPU intermittent operation mode	
	(Continued)

(Continued)

Downloaded from Arrow.com.

- Package : LQFP-64 (FPT-64P-M23 : 0.65 mm pitch) QFP-64 (FPT-64P-M06 : 1.00 mm pitch) SDIP-64 (DIP-64P-M01 : 1.78 mm pitch)
- CMOS technology

### ■ PRODUCT LINEUP

Part number Item	MB90V460	MB90F462	MB90F462A	MB90F463A	MB90462	MB90467		
Series			MB90460 series					
Classification	Development/ evaluation product	Mass	s-produced pro (Flash ROM)	ducts		ced products		
ROM size	—	64 K	Bytes	128 KBytes	64 K	Bytes		
RAM size	8 KBytes			2 KBytes				
CPU function	Number of Instru Minimum execut Addressing mod Data bit length : Maximum memo	ion time :62.5 e:23 1, 8, 16 bits ory space:16	,	PLL × 4)				
I/O port	I/O port (CMOS)	: 51						
	Pulse width cour	nter timer : 2 cl	hannels			Pulse width counter timer : 1ch		
PWC	Timer function (s Various Pulse w falling edge perio and falling edge	idth measuring od, falling edge	function (Η ρι to rising edge	lse width, L ρι	ulse width, ris			
UART	UART : 2 channed With full-duplex of Clock asynchron be selectively us Transmission ca Slave communic	double buffer ( iized or clock s ed n be one-to-or	synchronized tr					
16-bit reload timer	Reload timer : 2 Reload mode, si Can be worked v	ngle-shot mod				ries only)		
	PPG timer : 3 ch		Ŭ	· · ·		PPG timer : 2ch		
16-bit PPG timer	PWM mode or s Can be worked v only) or individua	with multi-funct		ulti-pulse gene	rator (MB904	160 series		
Multi-functional timer (for AC/DC motor control)	16-bit free-runnin 16-bit output cor 16-bit input capt 16-bit PPG timen Waveform genen	npare : 6 chan ure : 4 channe r : 1 channel rator (16-bit tin	nels Is					
Multi-pulse generator (for DC motor control)	16-bit PPG time Waveform seque clear function) 16-bit reload tim	encer (includes			•	Not present		
х, , , , , , , , , , , , , , , , , , ,	Event counter fu	nction : 1 char	nnel built-in		,			
8/10-bit A/D converter	8/10-bit resolution Conversion time			nal clock)				

(Continued)

4

(Continued)

Part number Item	MB90V460	MB90F462	MB90F462A	MB90F463A	MB90462	MB90467		
DTP/External interrupt		3 independent channels Selectable causes : Rising edge, falling edge, "L" level or "H" level						
Lower power consumption	Stop mode / Slee	ep mode / CPl	J intermittent o	peration mode				
Package	PGA256		LQFP-64 (FPT- QFP-64 (FPT- SDIP-64 (DIP-	64P-M06 : 1.00	) mm pitch)			
Power supply voltage for operation*	4.5 V to 5.5 V *							
Process			CMOS					

\* : Varies with conditions such as the operating frequency (See section "■ ELECTRICAL CHARACTERISTICS"). Assurance for the MB90V460 is given only for operation with a tool at a power supply voltage of 4.5 V to 5.5 V, an operating temperature of 0 to +25 °C, and an operating frequency of 1 MHz to 16 MHz.

### PACKAGE AND CORRESPONDING PRODUCTS

Package	MB90V460	MB90F462	MB90F462A	MB90F463A	MB90462	MB90467
PGA256	0	×	×	×	×	×
FPT-64P-M23	×	0	0	0	0	0
FTP-64P-M06	×	0	0	0	0	0
DIP-64P-M01	×	0	0	0	0	0

 $\bigcirc$  : Available,  $\times$  : Not available

Note : For more information about each package, see section "■ PACKAGE DIMENSIONS".

### DIFFERENCES AMONG PRODUCTS

#### **Memory Size**

In evaluation with an evaluation product, note the difference between the evaluation product and the product actually used. The following items must be taken into consideration.

- The MB90V460 does not have an internal ROM, however, operations equivalent to chips with an internal ROM can be evaluated by using a dedicated development tool, enabling selection of ROM size by settings of the development tool.
- In the MB90V460, images from FF4000<sub>H</sub> to FFFFF<sub>H</sub> are mapped to bank 00, and FE0000<sub>H</sub> to FF3FFF<sub>H</sub> are mapped to bank FF only. (This setting can be changed by configuring the development tool.)
- In the MB90462/F462/F462A/F463A/467, images from FF4000<sub>H</sub> to FFFFFF<sub>H</sub> are mapped to bank 00, and FF0000<sub>H</sub> to FF3FFF<sub>H</sub> are mapped to bank FF only.


#### Difference between MB90460 series and MB90465 series


• Waveform sequencer, 16-bit PPG timer 1, and PWC 0 are not present in MB90465 series.

#### Difference between MB90F462, MB90F462A and MB90F463A

 64Kbytes flash ROM is available in MB90F462 and MB90F462A while 128Kbytes flash ROM is available in MB90F463A.


### ■ PIN ASSIGNMENT





Downloaded from Arrow.com.

FUJITSU



### ■ PIN DESCRIPTION

	Pin No.		Pin	I/O	<b>F</b> ound to a						
QFP*2	LQFP*1	SDIP*3	name	circuit	Function						
23, 24	22, 23	30, 31	X0, X1	Α	Oscillation input pins.						
20	19	27	RST	В	External reset input pin.						
			P00 to P05		General-purpose I/O ports.						
26 to 31	25 to 30	33 to 38	OPT0 to OPT5*4	D	Output terminals OPT0 to 5 of the waveform sequencer. These pins output the waveforms specified at the output data registers of the waveform sequencer circuit. Output is generated when OPE0 to 5 of OPCR is enabled.*4						
32	31	39	P06	Е	General-purpose I/O ports.						
32	31	39	PWI0*4		PWC 0 signal input pin.*4						
33	32	40	P07	Е	General-purpose I/O ports.						
33	32	40	PWO0*4		PWC 0 signal output pin.*4						
		41	P10		General-purpose I/O ports.						
34	33		41	41	41	41	41	41	41	INT0	С
			DTTI0		RTO0 to 5 pins for fixed-level input. This function is enabled when the waveform generator enables its input bits.						
			P11		General-purpose I/O ports.						
35	34	42	INT1	С	Can be used as interrupt request input channels 1. Input is enabled when 1 is set in EN1 in standby mode.						
			P12		General-purpose I/O ports.						
36	35	43	INT2	С	Can be used as interrupt request input channels 2. Input is enabled when 1 is set in EN2 in standby mode.						
			DTTI1*4		OPT0 to 5 pins for fixed-level input. This function is enabled when the waveform sequencer enables its input bit.*4						
37 to	36 to	44 to	P13 to P14	С	General-purpose I/O ports.						
38	37	45	INT3 to INT4		Can be used as interrupt request input channels 3 to 4. Input is enabled when 1 is set in EN3 to EN4 in standby mode.						
			P15		General-purpose I/O ports.						
39	38	46	INT5	С	Can be used as interrupt request input channel 5. Input is en- abled when 1 is set in EN5 in standby mode.						
			TIN0		External clock input pin for reload timer 0.						

	Pin No.		Pin	I/O	Function				
QFP*2	LQFP*1	SDIP*3	name	circuit	Function				
			P16		General-purpose I/O ports.				
40	39	47	INT6	С	Can be used as interrupt request input channels 6. Input is enabled when 1 is set in EN6 in standby mode.				
			TO0		Event output pin for reload timer 0.				
41	40	48	P17	С	General-purpose I/O ports.				
41	40	40	FRCK		External clock input pin for free-running timer.				
42	41	49	P20	F	General-purpose I/O ports.				
42	41	45	TIN1		External clock input pin for reload timer 1.				
43	42	50	P21	F	General-purpose I/O ports.				
45	42	50	TO1		Event output pin for reload timer 1.				
44	43	51	P22	F	General-purpose I/O ports.				
44	43	51	PWI1	Г	PWC 1 signal input pin.				
45	44	52	P23	F	General-purpose I/O ports.				
45	44	52	PWO1		PWC 1 signal output pin.				
			P24 to P27		General-purpose I/O ports.				
46 to 49	45 to 48	53 to 56	IN0 to IN3	F	Trigger input pins for input capture channels 0 to 3. When input capture channels 0 to 3 are used for input operation, these pins are enabled as required and must not be used for any other I/P.				
			P30 to P35		General-purpose I/O ports.				
51 to 56	50 to 55	58 to 63	RTO0(U) to RTO5(Z)	G	Waveform generator output pins. These pins output the wave- forms specified at the waveform generator. Output is generated when waveform generator output is enabled. (U) to (Z) show the coils that control 3-phase motor.				
			P36		General-purpose I/O ports.				
59	58	2	PPG1*4	Н	Output pins for PPG channels 1. This function is enabled when PPG channels 1 enable output.*4				
			P37		General-purpose I/O ports.				
60	59	3	PPG0	н	Output pins for PPG channels 0. This function is enabled when PPG channels 0 enable output.				
			P40		General-purpose I/O ports.				
61	60	4	SIN0	F	Serial data input pin for UART channel 0. While UART channel 0 is operating for input, the input of this pin is used as required and must not be used for any other input.				
			P41		General-purpose I/O ports.				
62	61	5	SOT0	F	Serial data output pin for UART channel 0. This function is en- abled when UART channel 0 enables data output.				



	Pin No.		Pin	I/O	Function
QFP*2	LQFP*1	SDIP*3	name	circuit	Function
			P42		General-purpose I/O ports.
63	62	6	SCK0	F	Serial clock I/O pin for UART channel 0. This function is enabled when UART channel 0 enables clock output.
			P43		General-purpose I/O ports.
64	63	7	SNI0*4	F	Trigger input pins for position detection of the waveform se- quencer. When this pin is used for input operation, it is enabled as required and must not be used for any other I/P.*4
			P44		General-purpose I/O ports.
1	64	8	SNI1*4	F	Trigger input pins for position detection of the Multi-pulse gener- ator. When this pin is used for input operation, it is enabled as required and must not be used for any other I/P.*4
			P45		General-purpose I/O ports.
2	1	9	SNI2*4	F	Trigger input pins for position detection of the Multi-pulse gener- ator. When this pin is used for input operation, it is enabled as required and must not be used for any other I/P.*4
			P46		General-purpose I/O ports.
3	2	10	PPG2	F	Output pins for PPG channel 2. This function is enabled when PPG channel 2 enables output.
4 to 11	3 to 10	11 to	P50 to P57		General-purpose I/O ports.
4 10 1 1	5 10 10	18	AN0 to AN7		A/D converter analog input pins. This function is enabled when the analog input specification is enabled. (ADER) .
12	11	19	AVcc		Vcc power input pin for analog circuits.
13	12	20	AVR		Reference voltage (+) input pin for the A/D converter. This voltage must not exceed $V_{CC}$ and $AV_{CC}$ . Reference voltage (-) is fixed to $AV_{SS}$ .
14	13	21	AVss		Vss power input pin for analog circuits.
			P60		General-purpose I/O ports.
15	14	22	SIN1	F	Serial data input pin for UART channel 1. While UART channel 1 is operating for input, the input of this pin is used as required and must not be used for any other in-put.
			P61		General-purpose I/O ports.
16	15	23	SOT1	F	Serial data output pin for UART channel 1. This function is en- abled when UART channel 1 enables data output.

(Continued)

	Pin No.		Pin	I/O	Function			
QFP*2	LQFP*1	SDIP*3	name	circuit	Function			
			P62		General-purpose I/O port.			
17	16	24	SCK1	F Serial clock I/O pin for UART channel 1. This function is when UART channel 1 enables clock output.				
			P63		General-purpose I/O port.			
18	17	25	INT7	F	Usable as interrupt request input channel 7. Input is enabled when 1 is set in EN7 in standby mode.			
19	18	26	MD0	J	Input pin for operation mode specification. Connect this pin directly to $V_{\rm CC}$ or $V_{\rm SS}.$			
21, 22	20, 21	28, 29	MD1, MD2	J	Input pin for operation mode specification. Connect this pin directly to $V_{\rm CC}$ or $V_{\rm SS}.$			
25, 50	24, 49	32, 57	Vss		Power (0 V) input pin.			
57	56	64	Vcc		Power (5 V) input pin.			
58	57	1	С		Capacity pin for power stabilization. Please connect to an approximately 0.1 $\mu$ F ceramic capacitor.			


\*1 : FPT-64P-M23


\*2 : FPT-64P-M06


\*3 : DIP-64P-M01

\*4 : Pin names not applicable to MB90465 series

### ■ I/O CIRCUIT TYPE







### ■ HANDLING DEVICES

### 1. Preventing Latchup

CMOS ICs may cause latchup in the following situations :

- When a voltage higher than Vcc or lower than Vss is applied to input or output pins.
- When a voltage exceeding the rating is applied between Vcc and Vss.
- When AVcc power is supplied prior to the Vcc voltage.

If latchup occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Use meticulous care not to let it occur.

For the same reason, also be careful not to let the analog power-supply voltage exceed the digital power-supply voltage.


### 2. Handling unused input pins

Unused input pins left open may cause abnormal operation, or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 k $\Omega$  resistance.

Unused input/output pins may be left open in the output state, but if such pins are in the input state they should be handled in the same way as input pins.

#### 3. Use of the external clock

When the device uses an external clock, drive only the X0 pin while leaving the X1 pin open (See the illustration below) .



#### 4. Power Supply Pins (Vcc/Vss)

In products with multiple V<sub>cc</sub> or V<sub>ss</sub> pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, connect the pins external power and ground lines to lower the electro-magnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect Vcc and Vss pins via the lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1 µF between Vcc and Vss pins near the device.

#### 5. Crystal Oscillator Circuit

Noise around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via the shortest distance from X0, X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuit not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0 and X1 pins with the ground area for stabilizing the operation.

#### 6. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D converter power supply (AVcc, AVss, AVR) and analog inputs (AN0 to AN7) after turning-on the digital power supply (Vcc) .

Turn-off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that the voltage of AVR dose not exceed AVcc (turning on/off the analog and digital power supplies simultaneously is acceptable).



### 7. Connection of Unused Pins of A/D Converter

Connect unused pin of A/D converter to AVcc = Vcc, AVss = AVR = Vss.

#### 8. N.C. Pin

The N.C. (internally connected) pin must be opened for use.

#### 9. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50  $\mu$ s or more.


#### 10. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.


#### 11. Return from standby state

If the power-supply voltage goes below the standby RAM holding voltage in the standby state, the device may fail to return from the standby state. In this case, reset the device via the external reset pin to return to the normal state.

### BLOCK DIAGRAM



18



#### ■ MEMORY MAP

Note : The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit is assigned to the same address, enabling reference of the table on the ROM without stating "far". For example, if an attempt has been made to access 00C000H, the contents of the ROM at FFC000H are accessed actually. Since the ROM area of the FF bank exceeds 48 Kbytes, the whole area cannot be reflected in the image for the 00 bank. The ROM data at FF4000H to FFFFFH looks, therefore, as if it were the image for 004000H to 00FFFFH. Thus, it is recommended that the ROM data table be stored in the area of FF4000H to FFFFFH.

### ■ I/O MAP

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value
00000н	PDR0	Port 0 data register	R/W	R/W	Port 0	XXXXXXXXB
000001н	PDR1	Port 1 data register	R/W	R/W	Port 1	XXXXXXXXB
000002н	PDR2	Port 2 data register	R/W	R/W	Port 2	XXXXXXXXB
00003н	PDR3	Port 3 data register	R/W	R/W	Port 3	XXXXXXXXB
000004н	PDR4	Port 4 data register	R/W	R/W	Port 4	-XXXXXXXB
000005н	PDR5	Port 5 data register	R/W	R/W	Port 5	XXXXXXXXB
00006н	PDR6	Port 6 data register	R/W	R/W	Port 6	XXXXB
000007н		Prohibite	ed area	L		
00008н	PWCSL0		R/W	R/W		0000000в
00009н	PWCSH0	PWC control status register CH0	R/W	R/W		0000000в
00000Ан	DWOO			D 44	PWC timer* (CH0)	XXXXXXXXB
00000Вн	PWC0	PWC data buffer register CH0		R/W	(0110)	XXXXXXXXB
00000Сн	DIV0	Divide ratio control register CH0	R/W	R/W		00в
00000Dн to 0Fн		Prohibite	ed area			
000010н	DDR0	Port 0 direction register	R/W	R/W	Port 0	0000000в
000011н	DDR1	Port 1 direction register	R/W	R/W	Port 1	0000000в
000012н	DDR2	Port 2 direction register	R/W	R/W	Port 2	0000000в
000013н	DDR3	Port 3 direction register	R/W	R/W	Port 3	0000000в
000014н	DDR4	Port 4 direction register	R/W	R/W	Port 4	-0000000в
000015н	DDR5	Port 5 direction register	R/W	R/W	Port 5	0000000в
000016н	DDR6	Port 6 direction register	R/W	R/W	Port 6	0000в
000017н	ADER	Analog input enable register	R/W	R/W	Port 5, A/D	11111111в
000018н		Prohibit	ed area			
000019н	CDCR0	Clock division control register 0	R/W	R/W	Communication prescaler 0	00000в
00001Ан		Prohibite	ed area	1	I	I
00001Вн	CDCR1	Clock division control register 1	R/W	R/W	Communication prescaler 1	00000в
00001Сн	RDR0	Port 0 pull-up resistor setting register	R/W	R/W	Port 0	0000000в
00001Dн	RDR1	Port 1 pull-up resistor setting register	R/W	R/W	Port 1	0000000в
00001Eн to 1Fн		Prohibit	ed area	•		

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value
000020н	SMR0	Serial mode register 0	R/W	R/W		0000000в
000021н	SCR0	Serial control register 0	R/W	R/W		00000100в
000022н	SIDR0 / SODR0	Input data register 0 / output data register 0	R/W	R/W	UART0	XXXXXXXX
000023н	SSR0	Serial status register 0	R/W	R/W		00001000в
000024н	SMR1	Serial mode register 1	R/W	R/W		0000000в
000025н	SCR1	Serial control register 1	R/W	R/W		00000100в
000026н	SIDR1 / SODR1	Input data register 1 / output data register 1	R/W	R/W	UART1	XXXXXXX
000027н	SSR1	Status register 1	R/W	R/W		00001000в
000028н	PWCSL1		R/W	R/W		0000000в
000029н	PWCSH1	PWC control status register CH1	R/W	R/W		0000000в
00002Ан	DWO4			DAA	PWC timer (CH1)	XXXXXXXXB
00002Вн	PWC1	PWC data buffer register CH1		R/W	(CIII)	XXXXXXXXB
00002Сн	DIV1	Divide ratio control register CH1	R/W	R/W		00в
00002Dн to 2Fн		Prohib	oited area	1		
000030н	ENIR	Interrupt / DTP enable register	R/W	R/W		0000000в
000031н	EIRR	Interrupt / DTP cause register	R/W	R/W		XXXXXXXXB
000032н	ELVRL	Request level setting register (Lower Byte)	R/W	R/W	DTP/external interrupt	0000000в
000033н	ELVRH	Request level setting register (Higher Byte)	R/W	R/W		0000000в
000034н	ADCS0	A/D control status register 0	R/W	R/W		0000000в
000035н	ADCS1	A/D control status register 1	R/W	R/W	8/10-bit A/D	0000000в
000036н	ADCR0	A/D data register 0	R	R	converter	XXXXXXXXB
000037н	ADCR1	A/D data register 1	R/W	R/W		00000-ХХв
000038н				5		11111111в
000039н	PDCR0	PPG0 down counter register	_	R		11111111в
00003Ан	DCCDO	DDC0 period actting register		14/		XXXXXXXXB
00003Вн	PCSR0	PPG0 period setting register	_	W	16-bit PPG timer (CH0)	XXXXXXXXB
00003Сн		DDC0 duty potting register		W		XXXXXXXX
00003Dн	PDUT0	PPG0 duty setting register	_	vv	· · /	XXXXXXXX
00003Ен	PCNTL0	DDC0 control atotics register	R/W	R/W		000000в
00003Fн	PCNTH0	PPG0 control status register	R/W	R/W		0000000в
		•		•		(Continued

Downloaded from Arrow.com.

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value
000040н		DDC1 down counter register		р		11111111в
000041н	PDCR1	PPG1 down counter register		R		11111111в
000042н		DDC1 paried acting register		10/		XXXXXXXXB
000043н	PCSR1	PPG1 period setting register		W	16-bit	XXXXXXXXB
000044н	PDUT1	DDC1 duty acting register		W	PPG timer (CH1) *	XXXXXXXXB
000045н	PDUTT	PPG1 duty setting register		vv		XXXXXXXXB
000046н	PCNTL1	DDC1 control status register	R/W	R/W		000000в
000047н	PCNTH1	PPG1 control status register	R/W	R/W		0000000в
000048н				<b>D</b>		11111111в
000049н	PDCR2	PPG2 down counter register		R		11111111в
00004Ан	DCCD2	DDC2 paried acting register		14/		XXXXXXXXB
00004Вн	PCSR2	PPG2 period setting register		W	16-bit	XXXXXXXXB
00004Сн				14/	PPG timer (CH2)	XXXXXXXXB
00004Dн	PDUT2	PPG2 duty setting register		W	(0112)	XXXXXXXXB
00004Eн	PCNTL2		R/W	R/W	-	000000в
00004Fн	PCNTH2	PPG2 control status register	R/W	R/W		0000000в
000050н						XXXXXXXXB
000051н	TMRR0	16-bit timer register 0		R/W		XXXXXXXXB
000052н						XXXXXXXXB
000053н	TMRR1	16-bit timer register 1		R/W		XXXXXXXXB
000054н	THERE			DAV	Multi Function	XXXXXXXXB
000055н	TMRR2	16-bit timer register 2		R/W	Timer (Wave- form generator)	XXXXXXXXB
000056н	DTCR0	16-bit timer control register 0	R/W	R/W	, <u> </u>	0000000в
000057н	DTCR1	16-bit timer control register 1	R/W	R/W		0000000в
000058н	DTCR2	16-bit timer control register 2	R/W	R/W		0000000в
000059н	SIGCR	Waveform control register	R/W	R/W		0000000в
00005Ан	CPCLRB /	Compare clear buffer register /		5.44		11111111в
00005Вн	CPCLR	Compare clear register (lower)		R/W	16-bit	11111111в
00005Сн	TODT	<b>—</b>		5.44		0000000в
00005Dн	TCDT	i imer data register (lower)	Timer data register (lower)	R/W	free-running timer	0000000в
00005Eн	TCCSL	Timer control status register (lower)	R/W	R/W		0000000в
00005Fн	TCCSH	Timer control status register (upper)	R/W	R/W		-0000000в
	1	1	1	1	I	(Continued)

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value
000060н	IPCP0	Input conture data register CHO		р		XXXXXXXXB
000061н	IPCPU	Input capture data register CH0		R		XXXXXXXXB
000062н	IPCP1	Input conture data register CH1		R		XXXXXXXXB
000063н	IFCFI	Input capture data register CH1		ĸ		XXXXXXXXB
000064н	IPCP2	Input conture data register CH2		R		XXXXXXXXB
000065н	IFCFZ	Input capture data register CH2		ĸ		XXXXXXXXB
000066н		Input conture data register CH2		Р	16-bit	XXXXXXXXB
000067н	IPCP3	Input capture data register CH3		R	input capture	XXXXXXXXB
000068н	PICSL01	PPG output control / Input capture control status register 01 (lower)	R/W	R/W	(CH0 to CH3)	0000000в
000069н	PICSH01	PPG output control / Input capture control status register 01 (upper)	R/W	R/W		0000000в
00006Ан	ICSL23	Input capture control status register 23 (lower)	R/W	R/W		0000000в
00006Вн	ICSH23	Input capture control status register 23 (upper)	R	R		00в
00006Cн to 6Eн		Prohibit	ed area			
00006Fн	ROMM	ROM mirroring function selection register	W	W	ROM mirroring function	1в
000070н	OCCPB0/	Output compare buffer register 0/				XXXXXXXXB
000071н	OCCP0	output compare register 0		R/W		XXXXXXXXB
000072н	OCCPB1/	Output compare buffer register 1/			-	XXXXXXXXB
000073н	OCCP1	output compare register 1		R/W		XXXXXXXXB
000074н	OCCPB2/	Output compare buffer register 2/			-	XXXXXXXXB
000075н	OCCP2	output compare register 2		R/W	Output compare	XXXXXXXXB
000076н	OCCPB3/	Output compare buffer register 3/		DAV	(CH0 to CH5)	XXXXXXXXB
000077н	OCCP3	output compare register 3		R/W		XXXXXXXXB
000078н	OCCPB4/	Output compare buffer register 4/				XXXXXXXXB
000079н	OCCP4	output compare register 4		R/W		XXXXXXXXB
00007Ан	OCCPB5/	Output compare buffer register 5/				XXXXXXXXB
00007Вн	OCCP5	output compare register 5		R/W		XXXXXXXXB
	1	1	1	1		(Continued

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value	
00007Сн	OCS0	Compare control register 0 R/W R/W		R/W		0000000в	
00007Dн	OCS1	Compare control register 1	R/W	R/W		-0000000в	
00007Eн	OCS2	Compare control register 2	R/W	R/W	Output compare	0000000в	
00007Fн	OCS3	Compare control register 3	R/W	R/W	(CH0 to CH5)	-0000000в	
000080н	OCS4	Compare control register 4	R/W	R/W		0000000в	
000081н	OCS5	Compare control register 5	R/W	R/W		-0000000в	
000082н	TMCSRL0	Timer control status register CH0 (lower)	R/W	R/W		0000000в	
000083н	TMCSRH0	Timer control status register CH0 (upper)	R/W	R/W	16-bit reload timer (CH0)	0000в	
000084н	TMR0/	16 bit timer register CH0 /		R/W	(CHO)	XXXXXXXXB	
000085н	TMRD0	16-bit reload register CH0				XXXXXXXXB	
000086н	TMCSRL1	Timer control status register CH1 (lower)	R/W	R/W		0000000в	
000087н	TMCSRH1	Timer control status register CH1 (upper)	R/W	R/W	16-bit reload timer (CH1)	0000в	
000088н	TMR1/	MR1 / 16 bit timer register CH1 /			XXXXXXXXB		
000089н	TMRD1	16-bit reload register CH1		R/W		XXXXXXXXB	
00008Ан	OPCLR	Output control lower register R		R/W		0000000в	
00008BH	OPCUR	Output control upper register	R/W	R/W		0000000в	
00008Сн	IPCLR	Input control lower register	R/W	R/W	Waveform*	0000000в	
00008DH	IPCUR	1 11 0		R/W	sequencer	0000000в	
00008EH	TCSR			R/W		0000000в	
00008Fн	NCCR	Noise cancellation control register	R/W	R/W		0000000в	
000090н to 9Dн		Prohibi	ted area				
00009Ен	PACSR	Program address detect control status register	R/W	R/W	Rom correction	0000000в	
00009Fн	DIRR	Delayed interrupt cause / clear register	R/W	R/W	Delayed interrupt	Ов	
0000А0н	LPMCR	Low-power consumption mode register	R/W	R/W	Low-power consumption	00011000в	
0000А1н	CKSCR	Clock selection register	R/W	R/W	control register	11111100в	
0000A2н to A7н		Prohibi	ted area	1			
0000А8н	WDTC	Watchdog control register	R/W	R/W	Watchdog timer	X-XXX111 <sub>B</sub>	
0000А9н	TBTC	Timebase timer control register	R/W	R/W	Timebase timer	100100в	

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value				
0000AAн to ADн	Prohibited area									
0000АЕн	FMCS	Flash memory control status register	R/W	R/W	Flash memory interface circuit	00010000в				
0000AFн		Prohibit	ed area							
0000В0н	ICR00	Interrupt control register 00	R/W	R/W		00000111в				
0000B1н	ICR01	Interrupt control register 01	R/W	R/W		00000111в				
0000В2н	ICR02	Interrupt control register 02	R/W	R/W		00000111в				
0000ВЗн	ICR03	Interrupt control register 03	R/W	R/W		00000111в				
0000B4 <sub>H</sub>	ICR04	Interrupt control register 04	R/W	R/W		00000111в				
0000В5н	ICR05	Interrupt control register 05	R/W	R/W	-	00000111в				
0000В6н	ICR06	Interrupt control register 06	R/W	R/W		00000111в				
0000 <b>В7</b> н	ICR07	Interrupt control register 07	R/W	R/W	Interrupt	00000111в				
0000B8H	ICR08	Interrupt control register 08	R/W	R/W	controller	00000111в				
0000В9н	ICR09	Interrupt control register 09	R/W	R/W		00000111в				
0000BAH	ICR10	Interrupt control register 10	R/W	R/W		00000111в				
0000BBH	ICR11	Interrupt control register 11	R/W	R/W		00000111в				
0000ВСн	ICR12	Interrupt control register 12	R/W	R/W		00000111в				
0000BDн	ICR13	Interrupt control register 13	R/W	R/W		00000111в				
0000BEH	ICR14	Interrupt control register 14	R/W	R/W		00000111в				
0000BFн	ICR15	Interrupt control register 15	R/W	R/W		00000111в				
0000C0н to FFн		Extern	al area							
001FF0н	PADR0L	Program address detection register 0 (Lower Byte)	R/W	R/W		XXXXXXXX				
001FF1н	PADR0M	Program address detection register 0 (Middle Byte)	R/W	R/W		XXXXXXXX				
001FF2н	PADR0H	Program address detection register 0 (Higher Byte)	R/W	R/W	- Rom correction -	XXXXXXXX				
001FF3н	PADR1L	Program address detection register 1 (Lower Byte)	R/W	R/W		XXXXXXXX				
001FF4н	PADR1M	Program address detection register 1 (Middle Byte)	R/W	R/W		XXXXXXXX				
001FF5н	PADR1H	Program address detection register 1 (Higher Byte)	R/W	R/W		XXXXXXXX				

(Continued)

Downloaded from Arrow.com.

Address	Abbrevia- tion	Register	Byte access	Word access	Resource name	Initial value		
003FE0н	OPDBR0	Output data buffar register 0		R/W		0000000в		
003FE1н	UPDBRU	Output data buffer register 0	_	K/VV		0000000в		
003FE2н	OPDBR1	Output data buffar register 1				0000000в		
003FE3н	UPDBRI	Output data buffer register 1		R/W		0000000в		
003FE4н	OPDBR2	Output data buffer register 2		R/W		0000000в		
003FE5н	UPDDRZ					0000000в		
003FE6н	OPDBR3	Output data buffar register 2		R/W		0000000в		
003FE7н	UPDBRJ	Output data buffer register 3	_	K/VV		0000000в		
003F78н		Output data buffar register 4		R/W		0000000в		
003FE9н	OPDBR4	Output data buffer register 4	_	K/VV		0000000в		
003FEAн		Output data huffar register 5				0000000в		
003FEBH	OPDBR5	Output data buffer register 5		R/W	Waveform* sequencer	0000000в		
003FECн	005000	Output data buffer register 6		R/W		0000000в		
003FEDн	OPEBR6					0000000в		
003FEEн	005005	Output data buffer register 7 —		R/W		0000000в		
003FEFн	OPEBR7					0000000в		
003FF0н	005000			R/W		0000000в		
003FF1н	OPEBR8	Output data buffer register 8	_			0000000в		
003FF2н				R/W		0000000в		
003FF3н	OPEBR9	Output data buffer register 9				0000000в		
003FF4н						0000000в		
003FF5н	OPEBRA	Output data buffer register A		R/W		0000000в		
003FF6н	005000			DAA		0000000в		
003FF7н	OPEBRB	Output data buffer register B	—	R/W		0000000в		
003FF8н	0000	Output data register		_		XXXXXXXXB		
003FF9н	OPDR			R		0000XXXX <sub>B</sub>		
003FFAн		Compare clear register				XXXXXXXXB		
003FFBн	CPCR			R/W		XXXXXXXXB		
003FFCн		The set of the second state		R		0000000в		
003FFDн	TMBR	Timer buffer register	_			0000000в		
003FFEн to 003FFFн	Prohibited area							

- · Meaning of abbreviations used for reading and writing
- R/W : Read and write enabled
- R : Read only
- W : Write only
- Explanation of initial values
- 0 : The bit is initialized to 0.
- 1 : The bit is initialized to 1.
- X : The initial value of the bit is undefined.
- : The bit is not used. Its initial value is undefined.
- The Instruction using IO addressing e.g. MOV A, io, is not supported for registers area 003FE0H to 003FFFH.
- Note : For bits that is initialized by an reset operation, the initial value set by the reset operation is listed as an initial value. Note that the values are different from reading results.

For LPMCR/CKSCR/WDTC, there are cases where initialization is performed or not performed, depending on the types of the reset. However, initial value for resets that initializes the value is listed.

\*: These registers are not present in MB90465 series

### ■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

Interrupt cause	El <sup>2</sup> OS	Interrupt vector			Interrupt control register		Priority	
	support	Number		Address	ICR	Address	*2	
Reset	×	#08	08н	FFFFDCH			High	
INT9 instruction	×	#09	09н	FFFFD8н	_			
Exception processing	×	#10	0Ан	FFFFD4H	_	_		
A/D converter conversion termination	0	#11	0Вн	FFFFD0H				
Output compare channel 0 match	0	#12	0Сн	FFFFCC <sub>H</sub>	ICR00	0000B0н <sup>*1</sup>		
End of measurement by PWC0 timer / PWC0 timer overflow*3	0	#13	0Dн	FFFFC8н	ICR01	0000B1н <sup>*1</sup>		
16-bit PPG timer 0	0	#14	0Ен	FFFFC4H				
Output compare channel 1 match <sup>3</sup>	0	#15	0Fн	FFFFC0H		000000.*1		
16-bit PPG timer 1*3	0	#16	<b>10</b> н	FFFFBC <sub>H</sub>	ICR02	0000B2H <sup>*1</sup>		
Output compare channel 2 match	0	#17	11н	FFFFB8 <sub>H</sub>	ICR03	0000002 *1		
16-bit reload timer 1 underflow	0	#18	12н	FFFFB4 <sub>H</sub>	- ICR03	0000B3н*1		
Output compare channel 3 match	0	#19	13н	FFFFB0H				
DTP/ext. interrupt channels 0/1 detection	0	#20			ICR04	0000B4H*1		
DTTI0	Δ	#20	<b>14</b> н	FFFFACH				
Output compare channel 4 match	0	#21	<b>15</b> н	FFFFA8H				
DTP/ext. interrupt channels 2/3 detection	0	#22	<b>16</b> н	FFFFA4H	ICR05	0000B5н <sup>*2</sup>		
DTTI1*3	Δ	#22	тон	ГГГГА4Н				
Output compare channel 5 match	0	#23	<b>17</b> н	FFFFA0H				
End of measurement by PWC1 timer / PWC1 timer overflow	0	#24	<b>18</b> н	FFFF9C <sub>H</sub>	ICR06	0000B6н <sup>*1</sup>		
DTP/ext. interrupt channels 4/5 detection	0	#25	<b>19</b> н	FFFF98H				
Waveform sequencer timer compare match / write timing* <sup>3</sup>	0	#26	1Ан	FFFF94 <sub>H</sub>	ICR07	0000B7н <sup>*1</sup>		
DTP/ext. interrupt channels 6/7 detection	0	#27	<b>1В</b> н	FFFF90H		0000B8H <sup>*1</sup>	1	
Waveform sequencer position detect / compare interrupt*3	0	#28	1Cн	FFFF8CH	ICR08			
Waveform generator 16-bit timer 0/1/2 underflow	Δ	#29	1Dн	FFFF88н	ICR09	0000B9н <sup>*1</sup>		
16-bit reload timer 0 underflow	0	#30	1Ен	FFFF84 <sub>H</sub>	7			
16-bit free-running timer zero detect	Δ	#31	1Fн	FFFF80H				
16-bit PPG timer 2	0	#32	20н	FFFF7C <sub>H</sub>	ICR10	0000BAн <sup>*1</sup>		
Input capture channels 0/1	0	#33	21н	FFFF78н		000000 **		
16-bit free-running timer compare clear	Δ	#34	22н	FFFF74⊦	ICR11	0000BBн*1		

(Continued)

28

(Continued)

Interrupt cause	EI2OS	In	Interrupt vector			Interrupt control register		
-	support	Nun	nber	Address	ICR Address		*2	
Input capture channels 2/3	0	#35	23н	FFFF70H	ICR12	0000BCH <sup>*1</sup>		
Timebase timer	Δ	#36	24н	FFFF6CH				
UART1 receive	O	#37	25н	FFFF68н		0000BDH*1		
UART1 send	Δ	#38	26н	FFFF64H	ICR13			
UART0 receive	Ô	#39	27н	FFFF60н		0000BEн*1		
UART0 send	Δ	#40	28н	FFFF5CH	ICR14			
Flash memory status	Δ	#41	29н	FFFF58H			🛉	
Delayed interrupt generator module	Δ	#42	2Ан	FFFF54н	ICR15	0000BFн*1	Low	

◎ : Can be used and support the El<sup>2</sup>OS stop request.

○ : Can be used and interrupt request flag is cleared by El<sup>2</sup>OS interrupt clear signal.

 $\times \$ : Cannot be used.

 $\Delta~$  : Usable when an interrupt cause that shares the ICR is not used.

\*1: - For peripheral functions that share the ICR register, the interrupt level will be the same.

- If the extended intelligent I/O service is to be used with a peripheral function that shares the ICR register with another peripheral function, the service can be started by either of the function. And if El<sup>2</sup>OS clear is supported, both interrupt request flags for the two interrupt causes are cleared by El<sup>2</sup>OS interrupt clear signal. It is recommended to mask either of the interrupt request during the use of El<sup>2</sup>OS.
- El<sup>2</sup>OS service cannot be started multiple times simultaneously. Interrupt other than the operating interrupt is masked during El<sup>2</sup>OS operation. It is recommended to mask either of the interrupt requests during the use of El<sup>2</sup>OS.

\*2: This priority is applied when interrupts of the same level occur simultaneously.

\*3: In MB90465 series, these resources are not present, and therefore the interrupts are not available.

### PERIPHERAL RESOURCES

### 1. Low-Power Consumption Control Circuit

The MB90460/465 series has the following CPU operating mode configured by selection of an operating clock and clock operation control.

Clock mode

PLL clock mode : A PLL clock that is a multiple of the oscillation clock (HCLK) frequency is used to operate the CPU and peripheral functions.

Main clock mode : The main clock, with a frequency one-half that of the oscillation clock (HCLK), is used to operate the CPU and peripheral functions. In main clock mode, the PLL multiplier circuit is inactive.

• CPU intermittent operation mode

CPU intermittent operation mode causes the CPU to operate intermittently, while high-speed clock pulses are supplied to peripheral functions, reducing power consumption. In CPU intermittent operation mode, intermittent clock pulses are only applied to the CPU when it is accessing a register, internal memory, a peripheral function, or an external unit.

· Standby mode

In standby mode, the low power consumption control circuit stops supplying the clock to the CPU (sleep mode) or the CPU and peripheral functions (timebase timer mode), or stops the oscillation clock itself (stop mode), reducing power consumption.

• PLL sleep mode

PLL sleep mode is activated to stop the CPU operating clock when the microcontroller enters PLL clock mode; other components continue to operate on the PLL clock.

• Main sleep mode

Main sleep mode is activated to stop the CPU operating clock when the microcontroller enters main clock mode; other components continue to operate on the main clock.

• PLL timebase timer mode


PLL timebase timer mode causes microcontroller operation, with the exception of the oscillation clock, PLL clock and timebase timer, to stop. All functions other than the timebase timer are deactivated.

• Main timebase timer mode

Main timebase timer mode causes microcontroller operation, with the exception of the oscillation clock, main clock and the timebase timer, to stop. All functions other than the timebase timer are deactivated.

Stop mode

Stop mode causes the source oscillation to stop. All functions are deactivated.



### 2. I/O Ports


#### (1) Outline of I/O ports

When a data register serving for control output is read, the data output from it as a control output is read regardless of the value in the direction register. Note that, if a read-modify-write instruction (such as a bit set instruction) is used to preset output data in the data register when changing its setting from input to output, the data read is not the data register latched value but the input data from the pin.

Ports 0 to 4 and 6 are input/output ports which serve as inputs when the direction register value is "0" or as outputs when the value is "1".

Port 5 are input/output ports as other port when ADER is 00H.


#### Block Diagram




· Block diagram of Port 0 pins




• Block diagram of Port 1 pins




• Block diagram of Port 2 pins



• Block diagram of Port 3 pins




• Block diagram of Port 4 pins




#### (Continued)





#### • Block diagram of Port 6 pins



Downloaded from Arrow.com.

### 3. Timebase Timer

The timebase timer is an 18-bit free-running counter (timebase counter) that counts up in synchronization to the internal count clock (main oscillator clock divided by 2).

Features of timebase timer :


- · Interrupt generated when counter overflow
- El<sup>2</sup>OS supported
- Interval timer function :

An interrupt generated at four different time intervals

• Clock supply function :

Four different clocks can be selected as a watchdog timer's count clock Supply clock for oscillation stabilization






### 4. Watchdog Timer

The watchdog timer is a 2-bit counter that uses the timebase timer's supply clock as the count clock. After activation, if the watchdog timer is not cleared within a given period, the CPU will be reset.

 Features of Watchdog Timer : Reset CPU at four different time intervals Status bits to indicate the reset causes

#### **Block Diagram**




## 5. 16-bit reload timer ( $\times$ 2)

The 16-bit reload timer provides two operating mode, internal clock mode and event count mode. In each operating mode, the 16-bit down counter can be reloaded (reload mode) or stopped when underflow (one-shot mode).

Output pins TO1 - TO0 are able to output different waveform accroding to the counter operating mode. TO1 - TO0 toggles when counter underflow if counter is operated as reload mode. TO1 - TO0 output specified level (H or L) when counter is counting if the counter is in one-shot mode.

Features of the 16 bit reload timer :

- Interrupt generated when timer underflow
- El<sup>2</sup>OS supported
- Internal clock operating mode : Three internal count clocks can be selected Counter can be activated by software or external trigger (singal at TIN1 - TIN0 pin) Counter can be reloaded or stopped when underflow after activated
- Event count operating mode : Counter counts down by one when specified edge at TIN1 - TIN0 pin Counter can be reloaded or stopped when underflow



FUĴĨTSU


## 6. 16-bit PPG Timer ( × 3, PPG1 is not present in MB90465 series)

The 16-bit PPG timer consists of a 16-bit down counter, prescaler, 16-bit period setting buffer register, 16-bit duty setting buffer register, 16-bit control register and a PPG output pin. This module can be used to output pulses synchronized by software trigger or GATE signal from Multi-functional timer, refer to "Multi-functional Timer"

Features of 16-bit PPG Timer :

- Two operating mode : PWM and One-shot
- 8 types of counter operation clock ( $\phi$ ,  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ ,  $\phi/16$ ,  $\phi/32$ ,  $\phi/64$ ,  $\phi/128$ ) can be selected
- Interrupt generated when trigger signal arrived, or counter borrow, or change of PPG output
- El<sup>2</sup>OS supported

#### **Block Diagram**



## 7. Multi-functional Timer

The 16-bit multi-functional timer module consists of one 16-bit free-running timer, four input capture circuits, six output comparators and one channel of 16-bit PPG timer. This module allows six independent waveforms generated by PPG timer or waveform generator to be outputted. With the 16-bit free-run timer and the input capture circuit, a input pulse width measurement and external clock cycle measurement can be done.

### (1) 16-bit free-running timer (1 channel)

- The 16-bit free-running timer consists of a 16-bit up/up-down counter, control register, 16-bit compare clear register (with buffer register) and a prescaler.
- 8 types of counter operation clock (φ, φ/2, φ/4, φ/8, φ/16, φ/32, φ/64, φ/128) can be selected. (φ is the machine clock)
- Two types of interrupt causes :
  - Compare clear interrupt is generated when there is a comparing match with compare clear register and 16bit free-run timer.
  - Zero detection interrupt is generated while 16-bit free-running timer is detected as zero in count value.
- El<sup>2</sup>OS supported
- The compare clear register has a selectable buffer register, into which data is written for transfer to the compare clear register. When the timer is stopped, transfer occurs immediately when the data is written to the buffer. When the timer is operation, data transfer from the buffer occurs when the timer value is detected to be zero.
- Reset, software clear, compare match with compare clear register in up-count mode will reset the counter value to "0000H".
- Supply clock to output compare module : The prescaler ouptut is acted as the count clock of the output compare.

### (2) Output compare module (6 channels)

- The output compare module consists of six 16-bit compare registers (with selectable buffer register), compare output latch and compare control registers. An interrupt is generated and output level is inverted when the value of 16-bit free-running timer and compare register are matched.
- 6 compare registers can be operated independently.
- Output pins and interrupt flag are corresponding to each compare register.
- Inverts output pins by using 2 compare registers together. 2 compare registers can be paired to control the output pins.
- Setting the initial value for each output pin is possible.
- Interrupt generated when there is a comparing match with output compare register and 16 bit free-run timer
- El<sup>2</sup>OS supported

### (3) Input capture module (4 channels)

Input capture consists of 4 independent external input pins, the corresponding capture register and capture control register. By detecting any edge of the input signal from the external pin, the value of the 16-bit free-running timer can be stored in the capture register and an interrupt is generated simultaneously.

- Operation synchronized with the 16-bit free-run timer's count clock.
- 3 types of trigger edge (rising edge, falling edge and both edge) of the external input signal can be selected and there is indication bit to show the trigger edge is rising or falling.
- 4 input captures can be operated independently.
- Two independent interrupts are generated when detecting a valid edge from external input.
- El<sup>2</sup>OS supported

### (4) 16-bit PPG timer ( $\times$ 1)

The 16-bit PPG timer 0 is used to provide a PPG signal for waveform generator.

DS07-13714-2E


### (5) Waveform Generator module

The waveform generator consists of three 16-bit timer registers, three timer control registers and 16-bit waveform control register.

With waveform generator, it is possible to generate real time output, 16-bit PPG waveform output, non-overlap 3-phase waveform output for inverter control and DC chopper waveform output.

- It is possible to generate a non-overlap waveform output based on dead-time of 16-bit timer. (Dead-time timer function)
- It is possible to generate a non-overlap waveform output when realtime output is operated in 2-channel mode. (Dead-time timer function)
- By detecting realtime output compare match, GATE signal of the PPG timer operation will be generated to start or stop PPG timer operation. (GATE function)
- When a match is detected by realtime output compare, the 16-bit timer is activated. The PPG timer can be started or stopped easily by generating a GATE signal for PPG operation until the 16-bit timer stops. (GATE function)
- Forced to stop output waveform using DTTI0 pin input
- · Interrupt generated when DTTI0 active or 16-bit tmer underflow
- El<sup>2</sup>OS supported






RTO0 (U) , RTO2 (V) , RTO4 (W) are called "UPPER ARM". RTO1 (X) , RTO3 (Y) , RTO5 (Z) are called "LOWER ARM".

RTO0 (U) and RTO1 (X) are called "non-overlapping output pair".RTO2 (V) and RTO3 (Y) are called "non-overlapping output pair".RTO4 (W) and RTO5 (Z) are called "non-overlapping output pair".


(U), (V), (W) are the 3-phase coil connection.

## • 3-phase Motor Coil Connection Circuit




### **Block Diagram**

· Block Diagram of Multi-functional Timer




· Block diagram of 16-bit free-running timer




Downloaded from Arrow.com.

• Block diagram of 16-bit output compare



• Block diagram of 16-bit input capture




(Continued)

Downloaded from Arrow.com.

(Continued)

Block diagram of waveform generator



FUIITSU

# 8. Multi-Pulse Generator (Not present in MB90465 series, but the 16-bit reload timer 0 can be used individually)

The Multi-pulse Generator consists of a 16-bit PPG timer, a 16-bit reload timer and a waveform sequencer. By using the waveform sequencer, 16-bit PPG timer output signal can be directed to Multi-pulse Generator output (OPT5 to 0) according to the input signal of Multi-pulse Generator (SNI2 to 0). Meanwhile, the OPT5 to 0 output signal can be hardware terminated by DTTI input (DTTI1) in case of emergency. The OPT5 to 0 output signals are synchronized with the PPG signal in order to eliminate the unwanted glitch.

The Multi-pulse generator has the following features :

- Output Signal Control
  - 12 output data buffer registers are provided
  - Output data register can be updated by any one of output data buffer registers when :
  - 1. an effective edge detected at SNI2 SNI0 pin
  - 2. 16-bit reload timer underflow
  - 3. output data buffer register OPDBR0 is written
- Output data register (OPDR) determines which OPT terminals (OPT5 0) output the 16-bit PPG waveform - Waveform sequencer is provided with a 16-bit timer to measure the speed of motor
  - The 16-bit timer can be used to disable the OPT output when the position detection is missing
- Input Position Detect Control
  - SNI2 SNI0 input can be used to detect the rotor position
  - A controllable noise filter is provided to the SNI2 SNI0 input
- PPG Synchronization for Output signal
  - OPT output is able to synchronize the edge of PPG waveform to avoid a short pulse (or glitch) appearance
- Vaious interrupt generation causes
- El<sup>2</sup>OS supported

#### (1) 16-bit PPG timer (x 1, not present in MB90465 series)

The 16-bit PPG timer 1 is used to provide a PPG signal for waveform sequencer.

#### (2) 16-bit reload timer (x 1)


The 16-bit reload timer 0 is used to provide signal to waveform sequencer.

#### (3) Waveform sequencer (not present in MB90465 series)

By using the waveform sequencer, 16-bit PPG timer output signal can be directed to Multi-pulse generator output (OPT5 ~ OPT0) according to the input signal of Multi-pulse generator (SNI2 ~ SNI0). Meanwhile, the OPT5 ~ OPT0 outputsignal can be hardware terminated by DTTI input (DTTI1) in case of emergency. The OPT5 ~ OPT0 output signalsare synchronized with the PPG signal in order to eliminate the unwanted glitch.


### **Block Diagram**

• Block diagram of Multi-pulse generator



#### (Continued)

· Block diagram of waveform sequencer



## 9. PWC Timer (x 2, PWC0 is not present in MB90465 series)

The PWC (pulse width count) timer is a 16-bit multi-function up-counter with reload timer functions and inputsignal pulse-width count functions as well.


The PWC timer consists of a 16-bit counter, on input pulse divider, a divide ratio control register, a count input pin, a pulse output pin, and a 16-bit control register.

The PWC timer has the following features :

- Interrupt generated when timer overflow or end of PWC measurement.
- El<sup>2</sup>OS supported
- Timer functions :
  - Generates an interrupt request at set time intervals.
  - Outputs pulse signals synchronized with the timer cycle.
  - Selects the counter clock from among three internal clocks.
- Pulse-width count functions
  - Counts the time between external pulse input events.
  - Selects the counter clock from among three internal clocks.
  - Count mode
  - H pulse width (rising edge to falling edge) /L pulse width (falling edge to rising edge)
  - Rising-edge cycle (rising edge to falling edge) /Falling-edge cycle (falling edge to rising edge)
  - Count between edges (rising or falling edge to falling or rising edge)
  - Capable of counting cycles by dividing input pulses by 2<sup>2</sup>, 2<sup>4</sup>, 2<sup>6</sup>, 2<sup>8</sup> using an 8-bit input divider. Generates an interrupt request upon the completion of count operation.

Selects single or consecutive count operation.

#### **Block Diagram**



## 10. UART (x 2)

The UART is a serial I/O port for asynchronous (start-stop) communication or clock-synchronous communication.


The UART has the following features :

- Full-duplex double buffering
- · Capable of asynchronous (start-stop bit) and CLK-synchronous communications
- Support for the multiprocessor mode
- Various method of baud rate generation :
  - External clock input possible
  - Internal clock (a clock supplied from 16-bit reload timer can be used.)
  - Embedded dedicated baud rate generator

Operation	Baud rate
Asynchronous	31250/9615/4808/2404/1202 bps
CLK synchronous	2 M/1 M/500 K/250 K/125 K/62.5 Kbps

- \* : Assuming internal machine clock frequencies of 6, 8, 10, 12, and 16 MHz
  - Error detection functions (parity, framing, overrun)
  - NRZ (Non Return to Zero) Signal format
  - Interrupt request :
    - Receive interrupt (receive complete, receive error detection)
    - Transmit interrupt (transmission complete)
    - Transmit / receive conforms to extended intelligent I/O service (EI2OS)
  - Flexible data length :
    - 7 bit to 9 bit selective (without a parity bit)
    - 6 bit to 8 bit selective (with a parity bit)

#### **Block Diagram**




## 11. DTP/External Interrupts

The DTP/external interrupt circuit is activated by the signal supplied to a DTP/external interrupt pin. The CPU accepts the signal using the same procedure it uses for normal hardware interrupts and generates external interrupts or activates the extended intelligent I/O service (EI<sup>2</sup>OS).

Features of DTP/External Interrupt :

- Total 8 external interrupt channels
- Two request levels ("H" and "L") are provided for the intelligent I/O service.
- Four request levels (rising edge, falling edge, "H" level and "L" level) are provided for external interrupt requests.

#### Block Diagram




Downloaded from Arrow.com.

## 12. Delayed Interrupt Generation Module

The delayed interrupt generation module is used to generate a task switching interrupt. Interrupt requests to the F<sup>2</sup>MC-16LX CPU can be generated and cleared by software using this module.

### **Block Diagram**



## 13. A/D Converter


The converter converts the analog voltage input to an analog input pin (input voltage) to a digital value. The converter has the following features :

- The minimum conversion time is 6.13  $\mu$ s (for a machine clock of 16 MHz; includes the sampling time) .
- The minimum sampling time is 2.0  $\mu s$  (for a machine clock of 16 MHz) .
- The converter uses the RC-type successive approximation conversion method with a sample hold circuit.
- A resolution of 10 bits or 8 bits can be selected.
- Up to eight channels for analog input pins can be selected by a program.
- Various conversion mode :
  - Single conversion mode : Selectively convert one channel.
  - Scan conversion mode : Continuously convert multiple channels. Maximum of 8 program selectable channels.
  - Continuous conversion mode : Repeatedly convert specified channels.

- Stop conversion mode : Convert one channel then halt until the next activation. (Enables synchronization of the conversion start timing.)

- At the end of A/D conversion, an interrupt request can be generated and EI2OS can be activated.
- In the interrupt-enabled state, the conversion data protection function prevents any part of the data from being lost through continuous conversion.
- The conversion can be activated by software, 16-bit reload timer 1 (rising edge) and 16-bit free-running timer zero detection edge.

### **Block Diagram**



Downloaded from Arrow.com.


## 14. ROM Correction Function

In the case that the address of the instruction after the one that a program is currently processing matches the address configured in the detection address configuration register, the program forces the next instruction to be processed into an INT9 instruction, and branches to the interrupt process program. Since processing can be conducted using INT9 interrupts, programs can be repaired using batch processing.

### •Overview of the Rom correction Function

- The address of the instruction after the one that a program is currently processing is always stored in an
  address latch via the internal data bus. Address match detection constantly compares the address stored in
  the address latch with the one configured in the detection address configuration register. If the two compared
  addresses match, the CPU forcibly changes this instruction into an INT9 instruction, and executes an interrupt
  processing program.
- There are two detection address configuration registers : PADR0 and PADR1. Each register provides an interrupt enable bit. This allows you to individually configure each register to enable/prohibit the generation of interrupts when the address stored in the address latch matches the one configured in the detection address configuration register.

#### Block Diagram



#### Address latch


Stores value of address output to internal data bus.

- Address detection control register (PACSR)
- Set this register to enable/prohibit interrupt output when an address match is detected.
- Detection address configuration register (PADR0, PADR1)
   Configure an address with which to compare the address latch value.

## **15. ROM Mirroring Function Selection Module**

The ROM mirroring function selection module can select what the FF bank allocated the ROM and see through the 00 bank according to register settings.

### **Block Diagram**



## 16. 512/1024 Kbit Flash Memory

The 512 Kbit (MB90F462 and MB90F462A) or 1024 Kbit (MB90F463A) flash memory is allocated in the FEH toFFH banks on the CPU memory map. Like masked ROM, flash memory is read-accessible and program-accessible to the CPU using the flash memory interface circuit.

The flash memory can be programmed/erased by the instruction from the CPU via the flash memory interface circuit. The flash memory can therefore be reprogrammed (updated) while still on the circuit board under integrated CPU control, allowing program code and data to be improved efficiently.

Note that sector operations such as "enable sector protect" cannot be used.

Features of 512/1024 Kbit flash memory

- 64K words x 8 bits/32K words x 16 bits (16K+8K+8K+32K) sector configuration for MB90F462/F462A
- 128K words x 8 bits/64K words x 16 bits (64K+16K+8K+8K+32K) sector configuration for MB90F463A
- 64 kwords  $\times$  8 bits/32 kwords  $\times$  16 bits (16 k + 8 k + 8 k + 32 k) sector configuration
- Automatic program algorithm (same as the Embedded Algorithm : MBM29F400TA)
- Installation of the deletion temporary stop/delete restart function
- Write/delete completion detected by the data polling or toggle bit
- Write/delete completion detected by the CPU interrupt
- · Compatibility with the JEDEC standard-type command
- Each sector deletion can be executed (Sectors can be freely combined) .
- Flash security feature
- Number of write/delete operations 10,000 times guaranteed.
- Flash reading cycle time (Min) 2 machine cycles

### (1) Sector configuration of 512Kbit flash memory

The flash memory has the sector configuration illustrated below. The addresses in the illustration are the upper and lower addresses of each sector.

When 512 Kbit flash memory is accessed from the CPU, SA0 to SA3 are allocated in the FF bank registers, respectively.

Flash memory	CPU address	*Writer address
	FFFFFh	7FFFн
SA3 (16 Kbytes)	FFC000н	7С000н
SA2 (8 Kbytes)	FFBFFFH	7BFFFH
	FFA000H	7А000н
SA1 (8 Kbytes)	FF9FFFH	79FFFн
e, tr (e heytee)	FF8000н	78000н
	FF7FFFH	77FFFн
SA0 (32 Kbytes)	FF0000н	70000н

When 1024 Kbit flash memory is accessed from the CPU, SA0 and SA1 to SA4 are allocated in the FE and FFbank registers, respectively.

Flash memory	CPU address	*Writer address
SA4 (16 Kbytes)	FFFFFh	7FFFн
	FFC000H	7С000н
SA3 (8 Kbytes)	FFBFFFH	7BFFFн
	FFA000H	7А000н
SA2 (8 Kbytes)	FF9FFFH	79FFFн
SAZ (6 KDyles)	<b>FF</b> 8000н	78000н
	FF7FFFh	77FFFн
SA1 (32 Kbytes)	FF0000н	70000н
0.4.0 (0.4.1/1)	FEFFFFH	6FFFн
SA0 (64 Kbytes)	FE0000н	60000н

## ■ ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

(Vss = AVss = 0.0 V)

Parameter	Symbol	Rat	ing	Unit	Remarks
Falameter	Symbol	Min	Max	Unit	Remarks
	Vcc	Vss – 0.3	Vss + 6.0	V	
Power supply voltage	AVcc	Vss – 0.3	Vss + 6.0	V	$V_{CC} \ge AV_{CC}^{*1}$
	AVR	Vss - 0.3	Vss + 6.0	V	$AV_{CC} \ge AVR, AVR \ge AV_{SS}$
Input voltage	Vı	Vss – 0.3	Vss + 6.0	V	*2
Output voltage	Vo	Vss - 0.3	Vss + 6.0	V	*2
Maximum clamp current	CLAMP	- 2.0	+ 2.0	mA	*4
Total maximum clamp current	$\Sigma$   ICLAMP		20	mA	*4
"L" level maximum output current	lol	—	15	mA	*3
"L" level average output	Iolav1		4	mA	All pins except P00 ~ P05, P30 ~ P35 Average output current = operating current × operating efficiency
current	Iolav2		12	mA	P00 ~ P05, P30 ~ P35 onlyAver- age output current = operating current × operating efficiency
"L" level total maximum output current	ΣΙοι	_	100	mA	
"L" level total average output current	ΣΙοιαν	_	50	mA	Average output current = operating current × operating efficiency
"H" level maximum output current	Іон	_	- 15	mA	*3
"H" level average output current	Іонач		- 4	mA	Average output current = operating current × operating efficiency
"H" level total maximum output current	ΣІон		- 100	mA	
"H" level total average output current	ΣΙοήαν		- 50	mA	Average output current = operating current × operating efficiency
Power consumption	PD		300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

\*1 : AVcc shall never exceed Vcc when power on.

\*2 : Vi and Vo shall never exceed Vcc + 0.3 V.

\*3 : The maximum output current is a peak value for a corresponding pin.

- \*4 : Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P46, P60 to P63
  - Use within recommended operating conditions.
  - Use at DC voltage (current) .
  - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.


(Continued)



DS07-13714-2E

## (Continued)

- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits:




WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Parameter	Sym-	Va	Value		Remarks
Farameter	bol	Min	Max	Unit	itemarks
		3.0	5.5	V	Normal operation (MB90462, MB90467, MB90V460)
Power supply voltage	Vcc	4.5	5.5	V	Normal operation (MB90F462, MB90F462A, MB90F463A)
	Vcc	3.0	5.5	Retains status at the time of operation stop	
Smoothing capacitor	Cs	0.1	1.0	μF	Use a ceramic capacitor or a capacitor with equiva- lent frequency characteristics. The smoothing capac- itor to be connected to the Vcc pin must have a capacitance value higher than Cs.
Operating temperature	TA	-40	+85	°C	

## 2. Recommended Operating Conditions

(Vss = AVss = 0.0 V)



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

## 3. DC Characteristics

			(*ee = 0.0	v ± 10 <i>70</i> , v		,	14 -	40 °C to +85 °C;
Parameter	Sym-	Pin name	Condition		Value		Unit	Remarks
	bol			Min	Тур	Max		
"H" level output voltage	Vон	All output pins	$\begin{array}{l} V_{CC}=4.5 \text{ V},\\ I_{OH}=-4.0 \text{ mA} \end{array}$	Vcc - 0.5			V	
"L" level output	Vol	All pins except P00 to P05 and P30 to P35	$V_{CC} = 4.5 V,$ $I_{OL} = 4.0 mA$			0.4	V	
voltage	_" level output       VoL       P00 to P05         p30 to P35       P30 to P35         P00 to P05       P30 to P35         P00 to P05       P30 to P35         P00 to P07       P30 to P37         P50 to P57       P50 to P57         P10 to P17       P20 to P27         P40 to P63       P40 to P63         RST       RST	P00 to P05, P30 to P35	Vcc = 4.5 V, lo <sub>L</sub> = 12.0 mA			0.4	V	
VIH         P30 to P3 P50 to P5           "H" level input voltage         P10 to P1 P20 to P2           VIHS         P40 to P2           P60 to P6	P00 to P07 P30 to P37 P50 to P57		0.7 Vcc		Vcc + 0.3	V	CMOS input pin	
	Vihs	P10 to P17 P20 to P27 P40 to P46 P60 to P63, RST	Vcc = 3.0 V to 5.5 V (MB90462, MB90467)	0.8 Vcc		Vcc + 0.3	V	CMOS hyster- esis input pin
	VIHM	MD0 to MD2	(MB30407)	Vcc - 0.3		Vcc + 0.3	V	MD pin input
	Vı∟	P00 to P07 P30 to P37 P50 to P57	V <sub>cc</sub> = 4.5 V to 5.5 V (MB90F463,	Vss - 0.3		0.3 Vcc	V	CMOS input pin
"L" level input voltage	Vils	P10 to P17 P20 to P27 P40 to P46 P60 to P63, RST	MB90F462A, MB90F463A)	Vss - 0.3		0.2 Vcc	V	CMOS hyster- esis input pin
	Vilm	MD0 to MD2		Vss - 0.3		Vss + 0.3	V	MD pin input
Input leakage current	lı∟	All input pins	$\label{eq:Vcc} \begin{array}{l} V_{\text{CC}} = 5.5 \ \text{V}, \\ V_{\text{SS}} < V_{\text{I}} < V_{\text{CC}} \end{array}$	- 5		5	μA	

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

(Continued)

(Continued)

	Sym-		(Vcc = 5.0	v <u> </u>		δο − 0.0 V,		,
Parameter	bol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
Power supply current*			Vcc = 5.0 V, Internal opera-		40	50	mA	MB90462, MB90467
			tion at 16 MHz, Normal operation		30	50	mA	MB90F462, MB90F462A, MB90F463A
	Icc		Vcc = 5.0 V, Internal opera- tion at 16 MHz, When data writ- ten in flash mode programming of erasing		45	60	mA	MB90F462, MB90F462A, MB90F463A
	Iccs	Vcc	$V_{cc} = 5.0 V,$ Internal opera- tion at 16 MHz, In sleep mode	_	15	20	mA	MB90462, MB90467, MB90F462, MB90F462A, MB90F463A
	Істѕ	•	$V_{cc} = 5.0 V,$ Internal opera- tion at 16 MHz, In Timer mode, $T_A = 25 \ ^{\circ}C$	_	2.5	5.0	mA	MB90462, MB90467, MB90F462, MB90F462A, MB90F463A
			5	20	μΑ	MB90462, MB90467, MB90F462, MB90F462A, MB90F463A		
Input capacitance	Cin	Except AVcc, AVss, C, Vcc and Vss	_	_	10	80	pF	
Pull-up resistance	Rup	P00 to P07 P10 to P17 RST	_	25	50	100	kΩ	
Pull-down resistance	RDOWN	MD2		25	50	100	kΩ	

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$ 

\*: The current value is preliminary value and may be subject to change for enhanced characteristics without previous notice. The power supply current is measured with an external clock.


## 4. AC Characteristics


## (1) Clock Timings


()	_	_	5.0 V ± 10	%, Vss = A	Vss = C	0.0 V, $T_A = -40 \ ^{\circ}C$ to +85 $^{\circ}C$ )	
Parameter	Symbol	Pin		Value		Unit	Remarks
i arameter	Symbol	name	Min	Тур	Мах	Onit	Nemark5
Clock frequency	fc	X0, X1	3	_	16	MHz	Crystal oscillator
Clock nequency	IC	Λ0, Λ1	3	_	32		External clock *2
Clock cycle time	thcyl	X0, X1	62.5	_	333	ns	Crystal oscillator
	THCYL	AU, AT	31.25	_	333	ns	External clock
Frequency fluctuation rate locked*1	Δf				5	%	
Input clock pulse width	PWH PWL	X0	10			ns	Recommened duty ratio of 30% to 70%
Input clock rise/fall time	tcr tc⊧	X0			5	ns	External clock operation
Internal operating clock	fср	_	1.5	_	16	MHz	Main clock operation
Internal operating clock cycle time	tcp		62.5		666	ns	Main clock operation

\*1 : The frequency fluctuation rate is the maximum deviation rate of the preset center frequency when the multiplied PLL signal is locked.

\*2 : Internal operating clock frequency must not be over 16 MHz.







Downloaded from Arrow.com.


ບງິເກັບ

## (2) Reset Input Timing

$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$											
Parameter	Symbol	Pin	Condition	Value		Units	Remarks				
Farameter	Symbol Pin	Condition	Min	Мах	Units	Relliarks					
			—	4 tcp		ns	Under normal operation				
Reset input time	<b>t</b> rstl	RST		Oscillation time of oscillator $+ 4 \text{ tcp}^*$		ms	In stop mode				

\* : Oscillation time of oscillator is time that amplitude reached the 90%. In the crystal oscillator, the oscillation time is between several ms to tens of ms. In ceramic oscillator, the oscillation time is between handreds  $\mu$ s to several ms. In the external clock, the oscillation time is 0 ms.

## • In stop mode




### (3) Power-on Reset

$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 ^{\circ}\text{C} \text{ to } +30 ^{\circ}\text{C}  t$									
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks		
			Condition	Min	Max	Unit	Relliarks		
Power supply rising time	tR	Vcc		0.05	30	ms			
Power supply cut-off time	toff	Vcc		4		ms	Due to repeated operations		

Note : Vcc must be kept lower than 0.2 V before power-on.

The above values are used for causing a power-on reset.

Some registers in the device are initialized only upon a power-on reset. To initialize these registers, turn the power supply using the above values.



## (4) UART0 to UART1


_				Value			
Parameter	Symbol	Pin name	Condition	Min	Max	Unit	Remarks
Serial clock cycle time	<b>t</b> scyc	SCK0 to SCK1		<b>8 t</b> cp	_	ns	
$SCK \downarrow \to SOT \text{ delay time}$	tslov	SCK0 to SCK1 SOT0 to SOT1	$C_{L} = 80 \text{ pF} + 1 \text{ TTL}$ for an output pin of	-80	80	ns	
Valid SIN $ ightarrow$ SCK $\uparrow$	<b>t</b> ivsh	SCK0 to SCK1 SIN0 to SIN1	internal shift clock	100	_	ns	
$SCK \uparrow \to valid \ SIN \ hold \ time$	tsнıx	SCK0 to SCK1, SIN0 to SIN1		60	_	ns	
Serial clock "H" pulse width	tsнs∟	SCK0 to SCK1		4 tcp		ns	
Serial clock "L" pulse width	<b>t</b> slsh	SCK0 to SCK1		4 t <sub>CP</sub>		ns	
$SCK \downarrow \to SOT$ delay time	<b>t</b> slov		$C_L = 80 \text{ pF} + 1 \text{ TTL}$ for an output pin of		150	ns	
Valid SIN $ ightarrow$ SCK $\uparrow$	<b>t</b> ivsh	SCK0 to SCK1, SIN0 to SIN1	external shift clock mode	60		ns	
$SCK \uparrow \rightarrow valid SIN hold time$	tsнix	SCK0 to SCK1, SIN0 to SIN1		60		ns	

(Vcc = 5.0 V  $\pm$  10%, Vss = AVss = 0.0 V, T\_A = -40 °C to +85 °C)

Note : • These are AC ratings in the CLK synchronous mode.


• CL is the load capacitance value connected to pins while testing.

• tcp is machine cycle time (unit : ns) .



### (5) Resources Input Timing


		(Vcd	$c = 5.0 \text{ V} \pm 10$	0%, Vss = AVs	$ss = 0.0 V, T_{A}$	× = −40	°C to +85 °C)
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
Farameter				Min	Max		Remains
Input pulse width	tтıwн tтıw∟	IN0 to IN3, SNI0 to SNI2 TIN0 to TIN1 PWI0 to PWI1 DTTI0, DTTI1		4 tcp		ns	



#### (6) Resources Output Timing

### $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{\text{A}} = -40 \text{ }^{\circ}\text{C} \text{ to } +85 \text{ }^{\circ}\text{C})$


Parameter	Symbol	Pin name	Condition	Val	ue	Unit	Remarks
Parameter				Min	Max		
$CLK^{\uparrow} \rightarrow T_{OUT}$ transition time	tто	PWO0 to PWOI1 PPG0 to PPG2 TO0 to TO1	_	30		ns	



Downloaded from Arrow.com.

## (7) Trigger Input Timimg

	$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ Vss} = \text{AVss} = 0.0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C})$						
Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks
	Symbol	Finname		Min	Max	Unit	Nema K3
Input pulse width	tтrgн ttrgl	INT0 to INT7		5 tcp	_	ns	



### 5. A/D Converter Electrical Characteristics


Value Sym-Pin Parameter Unit Remarks bol name Min Тур Max 10 Resolution bit For MB90F462, MB90462. LSB ±3.0 \_\_\_\_\_ MB90F462A, MB90F463A, MB90467 Total error LSB For MB90V460 ±5.0 Non-linear error ±2.5 LSB Differential linearity LSB ±1.9 error AVss -AVss + AVss + For MB90F462, MB90462, V 2.5 LSB 1.5 LSB 0.5 LSB MB90F462A, MB90F463A, MB90467 Zero transition AN0 to Vот voltage AN7 AVss -AVss + AVss + V For MB90V460 0.5 LSB 4.5 LSB 3.5 LSB AVR -AVR -AVR + For MB90F462, MB90462, V Full-scale 3.5 LSB 1.5 LSB 0.5 LSB MB90F462A, MB90F463A, MB90467 AN0 to transition VFST AN7 AVR – AVR – AVR + voltage V For MB90V460 6.5 LSB 1.5 LSB 1.5 LSB Actual value is specified as a sum of values specified in ADCR0 : CT1, Conversion time 6.125 1000 CT0 and ADCR0 : ST1, ST0. Be sure μs that the setting value is greater than the min value Actual value is specified in ADCR0 : Sampling period 2 μs ST1, ST0 bits. Be sure that the setting value is greater than the min value Analog port input AN0 to AIN 10 μΑ AN7 current Analog input AN0 to AVR V VAIN AVss voltage AN7 AVss + Reference voltage \_\_\_\_ AVR AVcc V 2.7 For MB90F462, MB90F462A, 2.3 6 mΑ MB90F463A, MB90462, MB90467 A Power supply **AV**cc current 2 5 mΑ For MB90V460 \_\_\_\_ AH\* 5 uΑ 140 260 For MB90F462, MB90462, MB90467 μΑ IR 600 900 μΑ For MB90F462A, MB90F463A Reference voltage AVR supply current For MB90V460 0.9 1.3 mΑ \_\_\_\_ 5 μΑ RH<sup>\*</sup> \_\_\_\_ Offset between AN0 to 4 LSB \_\_\_\_ channels AN7

 $(3.0 \text{ V} \le \text{AVR} - \text{AVss}, \text{Vcc} = \text{AVcc} = 5.0 \text{ V} \pm 10\%, \text{Vss} = \text{AVss} = 0.0 \text{ V}, \text{T}_{\text{A}} = -40 \text{ }^{\circ}\text{C} \text{ to} +85 \text{ }^{\circ}\text{C})$ 

\* : The current when the A/D converter is not operating or the CPU is in stop mode (for Vcc = AVcc = AVR = 5.0 V)

### 6. A/D Converter Glossary


Resolution :	Analog changes that are identifiable with the A/D converter
Linearity error :	The deviation of the straight line connecting the zero transition point ("00 0000 0000" $\leftarrow \rightarrow$ "000000 0001") with the full-scale transition point ("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111") from actual conversion characteristics
Differential linearity error :	The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
Total error :	The total error is defined as a difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error and linearity error.



(Continued)

Downloaded from Arrow.com.

(Continued)




### 7. Notes on Using A/D Converter

Select the output impedance value for the external circuit of analog input according to the following conditions.

Output impedance values of the external circuit recommends about 5 k $\Omega$  or lower (sampling period = 2.0  $\mu$ s @machine clock of 16 MHz).

When capacitors are connected to external pins, the capacitance of several thousand times the internal capacitor value is recommended to minimized the effect of voltage distribution between the external capacitor and internal capacitor.

When the output impedance of the external circuit is too high, the sampling period for analog voltages may not be sufficient.



#### • Error


The smaller the absolute value of | AVR - AVss |, the greater the error would become relatively.

#### 8. Flash Memory Program and Erase Performances


Parameter	Condition	Value			Unit	Remarks	
Falameter	Condition	Min	Тур	Max	Unit	Kemarka	
Sector erase time		_	1	15	s	Excludes 00H programming prior erasure	
Chip erase time	$\begin{array}{l} T_{\text{A}}=+~25~^{\circ}\text{C}\\ \text{V}_{\text{CC}}=3.0~\text{V} \end{array}$	_	5	_	S	Excludes 00 H program- ming prior erasure	
Word (16 bit width) programming time		_	16	3,600	μs	Excludes system-level overhead	
Erase/Program cycle		10,000			cycle		

## ■ EXAMPLE CHARACTERISTICS

• Power Suppy Current of MB90462, MB90467




#### • Power Suppy Current of MB90F462




Downloaded from Arrow.com.

### • Power Suppy Current of MB90F462A/F463A



### Output Voltage of MB90F462A/F463A




DS07-13714-2E


82

## ■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F462PMC MB90F462APMC MB90F463APMC MB90462PMC MB90467PMC	64-pin Plastic LQFP (FPT-64P-M23)	
MB90F462PF MB90F462APF MB90F463APF MB90462PF MB90467PF	64-pin Plastic QFP (FPT-64P-M06)	
MB90F462P-SH MB90F462AP-SH MB90F463AP-SH MB90462P-SH MB90467P-SH	64-pin Plastic SH-DIP (DIP-64P-M01)	

### PACKAGE DIMENSIONS







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

84

SU







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

### (Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

## ■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
_	_	Changed the series name; MB90460 series→MB90460/465 series
_		Added the part number; MB90F462A, MB90F463A
_		Changed the package. (FPT-64P-M09 →FPT-64P-M23)
61, 62	PERIPHERAL RESOURCES 16. 512/1024 Kbit Flash Memory	Added the 1024 Kbit flash memory.
74	<ul><li>ELECTRICAL CHARACTERISTICS</li><li>4. AC Characteristics</li></ul>	Added the "(6) Resources Output Timing"
76	<ul> <li>ELECTRICAL CHARACTERISTICS</li> <li>5. A/D Converter Electrical</li> <li>Characteristics</li> </ul>	Changed the unit of "Zero transition voltage" and "Full-scale transition voltage"; mV $\rightarrow$ V
83	■ ORDERING INFORMATION	Changed the part number; MB90462PFM $\rightarrow$ MB90462PMC MB90467PFM $\rightarrow$ MB90467PMC MB90F462PFM $\rightarrow$ MB90F462PMC
85	■ PACKAGE DIMENSIONS	Changed the figure of package. FPT-64P-M09 →FPT-64P-M23

The vertical lines marked in the left side of the page show the changes.

## **FUJITSU MICROELECTRONICS LIMITED**

7-1, Nishishinjuku 2-chome, Shinjuku Dai-Ichi Seimei Bldg., Shinjuku-ku, Tokyo 163-0722, JAPAN Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, F. R. GERMANY Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1002 Daechi-Dong, 206 KOSMO TOWER, Kangnam-Gu, Seoul 135-280, KOREA Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://www.fmk.fujitsu.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD. 151 Lorong Chuan, #05-08 New Tech Park, Singapore 556741, SINGAPORE Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fujitsu.com/sg/services/micro/semiconductor/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. No.222 Yan An Road(E), Rm.3102, Bund Center, Shanghai 200002, P. R. CHINA Tel: +86-21-6335-1560 Fax: +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 11 Canton Road, 10/F., World Commerce Centre, Tsimshatsui, Kowloon, HONG KONG Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fmc/tw

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in

nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited Business & Media Promotion Dept.